Document Outline
- FEATURES
- APPLICATIONS
- FUNCTIONAL BLOCK DIAGRAMS
- GENERAL DESCRIPTION
- SPECIFICATIONS
- ABSOLUTE MAXIMUM RATINGS
- ORDERING GUIDE
- PIN CONFIGURATION
- PIN FUNCTION DESCRIPTIONS
- Typical Performance Characteristics
- DETAILED DESCRIPTION
- MANUAL RESET INPUT
- POWER SUPPLY GLITCH IMMUNITY
- ADM6713 RESET OUTPUT LOGIC LEVELS
- ENSURING A VALID RESET OUTPUT DOWN TO VCC = 0 V
- OUTLINE DIMENSIONS
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
2003 Analog Devices, Inc. All rights reserved.
ADM6711/ADM6713
Microprocessor Supervisory
Circuit in 4-Lead SC70
FUNCTIONAL BLOCK DIAGRAMS
V
REF
V
CC
RESET
GENERATOR
240 ms
ADM6711
RESET
GND
DEBOUNCE
MR
V
REF
V
CC
RESET
GENERATOR
240 ms
ADM6713
RESET
GND
DEBOUNCE
MR
FEATURES
Specified Over Temperature
Low Power Consumption (12 A)
Precision Monitoring of 2.5 V, 3 V, 3.3 V, and 5 V Power
Supply Voltages
Reset Timeout Period of 140 ms (Min)
Manual Reset Input
Output Stages
Push-Pull
RESET Output (ADM6711)
Open-Drain
RESET Output (ADM6713)
Reset Assertion Down to 1 V V
CC
Power Supply Glitch Immunity
4-Lead SC70 Package
APPLICATIONS
Microprocessor Systems
Computers
Controllers
Intelligent Instruments
Automotive Systems
Portable Instruments
GENERAL DESCRIPTION
The ADM6711/ADM6713 are reset generator circuits suitable
for use in microprocessor based systems. They provide a reset
signal on power-up, power-down, and whenever the supply volt-
age falls below a preset threshold. In addition, both parts have a
debounced manual reset input so that a reset signal can also be
initiated with an external switch or logic signal.
With six different reset threshold options available ranging from
2.32 V to 4.63 V, the ADM6711/ADM6713 are suitable for
monitoring 2.5 V, 3 V, 3.3 V, and 5 V supplies. A reset timeout
of at least 140 ms occurs when V
CC
rises above the threshold.
This gives the supply voltage time to stabilize before the micro-
processor starts up.
The ADM6711 has a push-pull output, so no additional external
components are needed. The ADM6713's open-drain output
requires an external pull-up resistor, which can be connected to a
voltage higher than V
CC
, if desired.
The parts are highly reliable with accurate voltage references
and immunity to fast, negative-going transients on V
CC
. Low
current consumption and space-efficient 4-lead SC70 packaging
make the ADM6711/ADM6713 ideal for use in low power
portable applications.
RESET
RESET
GND
GND
V
CC
V
CC
P
SYSTEM
ADM6711/
ADM6713
V
CC
*R
PULL-UP
*ADM6713 ONLY
MR
Figure 1. Typical Operating Circuit
REV. 0
2
ADM6711/ADM6713SPECIFICATIONS
(V
CC
= Full Operating Range; T
A
= T
MIN
to T
MAX
; V
CC
Typ = 5 V
for L/M, 3.3 V for T/S, 3 V for R, and 2.5 V for Z models; unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SUPPLY
V
CC
Operating Voltage Range
1.0
5.5
V
T
A
= 0
C to 70C
1.2
5.5
V
T
A
= 40
C to +125C
Supply Current
16
35
A
V
CC
< 5.5 V, ADM671_L/M,
T
A
= 40
C to +85C
12
30
A
V
CC
< 3.6 V, ADM671_R/S/T/Z,
T
A
= 40
C to +85C
60
A
V
CC
< 5.5 V, ADM671_L/M,
T
A
= 85
C to 125C
60
A
V
CC
< 3.6 V, ADM671_R/S/T/Z,
T
A
= 85
C to 125C
RESET VOLTAGE THRESHOLD
ADM671_L
4.56
4.63
4.70
V
T
A
= 25
C
4.50
4.75
V
T
A
= 40
C to +85C
4.44
4.82
V
T
A
= 85
C to 125C
ADM671_M
4.31
4.38
4.45
V
T
A
= 25
C
4.25
4.50
V
T
A
= 40
C to +85C
4.20
4.56
V
T
A
= 85
C to 125C
ADM671_T
3.04
3.08
3.11
V
T
A
= 25
C
3.00
3.15
V
T
A
= 40
C to +85C
2.95
3.21
V
T
A
= 85
C to 125C
ADM671_S
2.89
2.93
2.96
V
T
A
= 25
C
2.85
3.00
V
T
A
= 40
C to +85C
2.81
3.05
V
T
A
= 85
C to 125C
ADM671_R
2.59
2.63
2.66
V
T
A
= 25
C
2.55
2.70
V
T
A
= 40
C to +85C
2.52
2.74
V
T
A
= 85
C to 125C
ADM671_Z
2.28
2.32
2.35
V
T
A
= 25
C
2.25
2.38
V
T
A
= 40
C to +85C
2.22
2.42
V
T
A
= 85
C to 125C
RESET THRESHOLD TEMPERATURE
COEFFICIENT
30
ppm/
C
V
CC
to
RESET DELAY
20
s
V
CC
= V
TH
to (V
TH
100 mV)
RESET ACTIVE TIMEOUT PERIOD
140
240
460
ms
T
A
= 40
C to +85C
100
640
ms
T
A
= 85
C to 125C
RESET OUTPUT VOLTAGE
Low (ADM6711/ADM6713)
0.3
V
V
CC
= V
TH
min, I
SINK
= 1.2 mA,
ADM671_R/S/T/Z
0.4
V
V
CC
= V
TH
min, I
SINK
= 3.2 mA,
ADM671_L/M
0.3
V
V
CC
>1.0 V, I
SINK
= 50
A
High (ADM6711)
0.8 V
CC
V
V
CC
> V
TH
max, I
SOURCE
= 500
A,
ADM6711R/S/T/Z
0.8 V
CC
V
V
CC
> V
TH
max, I
SOURCE
= 800
A,
ADM6711L/M
RESET OPEN-DRAIN OUTPUT
LEAKAGE CURRENT
1
A
V
CC
> V
TH
,
RESET deasserted
MANUAL RESET (
MR)
Input Threshold
0.3 V
CC
V
V
IL
0.7 V
CC
V
V
IH
Pull-Up Resistance
10
20
k
Minimum Pulsewidth
1
s
Glitch Immunity
100
ns
Reset Delay
200
ns
Specifications subject to change without notice.
REV. 0
ADM6711/ADM6713
3
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although the
ADM6711/ADM6713 feature proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS
*
(T
A
= 25
C, unless otherwise noted.)
V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +6 V
RESET (Push-Pull) . . . . . . . . . . . . . . 0.3 V to (V
CC
+ 0.3 V)
RESET (Open-Drain) . . . . . . . . . . . . . . . . . . . 0.3 V to +6 V
MR . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to (V
CC
+ 0.3 V)
Input Current
V
CC
,
MR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Output Current
RESET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Rate of Rise, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 V/
s
JA
Thermal Impedance, SC70 . . . . . . . . . . . . . . . . . 146
C/W
Operating Temperature Range . . . . . . . . . . 40
C to +125C
Storage Temperature Range . . . . . . . . . . . . 65
C to +150C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . . 300
C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum ratings
for extended periods of time may affect device reliability.
ORDERING GUIDE
Model
RESET Threshold (V)
Temperature Range
Branding
Quantity (k)
ADM6711LAKS-REEL
4.63
40
C to +125C
M0B
10
ADM6711LAKS-REEL-7
4.63
40
C to +125C
M0B
3
ADM6711MAKS-REEL
4.38
40
C to +125C
M0C
10
ADM6711MAKS-REEL-7
4.38
40
C to +125C
M0C
3
ADM6711TAKS-REEL
3.08
40
C to +125C
M0D
10
ADM6711TAKS-REEL-7
3.08
40
C to +125C
M0D
3
ADM6711SAKS-REEL
2.93
40
C to +125C
M0E
10
ADM6711SAKS-REEL-7
2.93
40
C to +125C
M0E
3
ADM6711RAKS-REEL
2.63
40
C to +125C
M0F
10
ADM6711RAKS-REEL-7
2.63
40
C to +125C
M0F
3
ADM6711ZAKS-REEL
2.32
40
C to +125C
M0G
10
ADM6711ZAKS-REEL-7
2.32
40
C to +125C
M0G
3
ADM6713LAKS-REEL
4.63
40
C to +125C
M0H
10
ADM6713LAKS-REEL-7
4.63
40
C to +125C
M0H
3
ADM6713MAKS-REEL
4.38
40
C to +125C
M0J
10
ADM6713MAKS-REEL-7
4.38
40
C to +125C
M0J
3
ADM6713TAKS-REEL
3.08
40
C to +125C
M0K
10
ADM6713TAKS-REEL-7
3.08
40
C to +125C
M0K
3
ADM6713SAKS-REEL
2.93
40
C to +125C
M0L
10
ADM6713SAKS-REEL-7
2.93
40
C to +125C
M0L
3
ADM6713RAKS-REEL
2.63
40
C to +125C
M0M
10
ADM6713RAKS-REEL-7
2.63
40
C to +125C
M0M
3
ADM6713ZAKS-REEL
2.32
40
C to +125C
M0N
10
ADM6713ZAKS-REEL-7
2.32
40
C to +125C
M0N
3
Table I.
RESET Threshold Options
Model
RESET Threshold (V)
ADM671_L
4.63
ADM671_M
4.38
ADM671_T
3.08
ADM671_S
2.93
ADM671_R
2.63
ADM671_Z
2.32
REV. 0
4
ADM6711/ADM6713
PIN CONFIGURATION
1
2
TOP VIEW
(Not to Scale)
ADM6711
ADM6713
GND
3
RESET
4 V
CC
MR
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Function
1
GND
Ground Reference for All Signals. 0 V.
2
RESET
Active Low Logic Output.
RESET remains low while V
CC
is below the reset threshold and remains low for 240 ms (typ) after V
CC
rises
above the reset threshold.
3
MR
Manual Reset.
This active low debounced input will ignore input pulses of 100 ns (typ) and is guaranteed to accept input
pulses of greater than 1
s. Leave floating when not used.
4
V
CC
Supply Voltage Being Monitored.
REV. 0
Typical Performance CharacteristicsADM6711/ADM6713
5
TEMPERATURE ( C)
12
40
10
8
6
4
2
0
20
0
20
30
50
70
85
100
120
I
DD
(
A)
I
DD
@ V
CC
= 5.5V
I
DD
@ V
CC
= 3V
I
DD
@ V
CC
= 1V
TPC 1. Supply Current vs. Temperature
1000
POWER-DOWN
RESET
DELAY (
s)
V
OD
= 20mV
V
OD
= 200mV
V
OD
= 125mV
900
800
700
600
500
400
300
200
100
0
TEMPERATURE ( C)
40
20
0
20
30
50
70
85
100
120
TPC 2. Power-Down
RESET Delay vs. Temperature
ADM671_R/S/T/Z
900
POWER-DOWN
RESET
DELAY (
s)
800
700
600
500
400
300
200
100
0
V
OD
= 20mV
V
OD
= 200mV
V
OD
= 125mV
TEMPERATURE ( C)
40
20
0
20
30
50
70
85
100
120
TPC 3. Power-Down
RESET Delay vs. Temperature
ADM671_L/M
289
POWER-UP RESET TIMEOUT (ms)
284
279
274
269
264
259
254
249
244
ADM671_L/M
ADM671_R/S/T/Z
TEMPERATURE ( C)
40
20
0
20
30
50
70
85
100
120
TPC 4. Power-Up Reset Timeout vs. Temperature
1.007
NORMALIZED
RESET
THRESHOLD
1.006
1.005
1.004
1.003
1.002
1.001
1.000
0.999
0.998
0.997
0.996
0.995
TEMPERATURE ( C)
40
20
0
20
30
50
70
85
100
120
TPC 5.
RESET Threshold Deviation vs. Temperature
ADM671_L/M
400
350
0
1
10
1000
100
300
250
50
200
150
100
ADM671_R/S/T/Z
RESET COMPARATOR OVERDRIVE, V
TH
V
CC
(mV)
MAXIMUM TRANSIENT DURATION (
s)
TPC 6. Maximum Transient Duration without Causing a
RESET Pulse vs. RESET Comparator Overdrive
REV. 0
6
ADM6711/ADM6713
DETAILED DESCRIPTION
The ADM6711/ADM6713 are designed to protect the integrity
of a system's operation by ensuring the proper operation of the
system during power-up, power-down, and brownout conditions.
When the ADM6711/ADM6713 are powered up, the
RESET
output will remain low for a period equal to the typical reset
active timeout period. This is designed to give the system time
to power up correctly and for the power supply to stabilize
before any devices are brought out of reset and allowed to begin
executing instructions. Initializing a system in this way provides
a more reliable startup for microprocessor systems.
MANUAL RESET INPUT
The ADM6711/ADM6713's manual reset (
MR) input allows
the system operator to reset a system by means of an external
manual switch. Alternatively, a logic signal from another digital
circuit can be used to trigger a reset via the
MR input.
The
MR input will ignore negative-going pulses faster than
100 ns (typically) and is guaranteed to accept any negative-
going input pulse of a duration greater than or equal to 1
s.
The
RESET output will remain low while MR is held low and
for 240 ms (typically) after
MR returns high.
If
MR is connected to long cables or is used in a noisy environ-
ment, then placing a 0.1
F capacitor between the MR input
and ground will help to remove any fast, negative-going transients.
POWER SUPPLY GLITCH IMMUNITY
The ADM6711/ADM6713 contain internal filtering circuitry
that provides immunity to fast transient glitches on the power
supply line. TPC 6 illustrates glitch immunity performance by
showing the maximum transient duration without causing a
reset pulse for glitches with amplitudes in the range of 1 mV to
1000 mV.
Glitch immunity makes the ADM6711/ADM6713 suitable for
use in noisy environments. Mounting a 0.1
F decoupling
capacitor as close as possible to the V
CC
pin improves glitch
immunity further.
ADM6713
RESET OUTPUT LOGIC LEVELS
The ADM6713's open-drain
RESET output is designed for use
with an external pull-up resistor. This resistor can be tied to V
CC
or any other reasonable voltage level, offering the flexibility to use
the ADM6713 to drive a variety of different logic level circuitry.
ENSURING A VALID
RESET OUTPUT DOWN
TO V
CC
= 0 V
When V
CC
falls below 0.8 V, the ADM6711's
RESET output no
longer sinks current. Therefore, a high impedance CMOS logic
input connected to
RESET may drift to undetermined logic
levels. To eliminate this problem, a pull-down resistor should be
connected from
RESET to ground. A 100 k
resistor is large
enough not to load
RESET and small enough to pull RESET
to ground.
V
CC
V
CC
GND
RESET
ADM6711
100k
Figure 2. Ensuring a Valid
RESET Output Down
to V
CC
= 0 V
REV. 0
ADM6711/ADM6713
7
OUTLINE DIMENSIONS
4-Lead Thin Shrink Small Outline Transistor Package [SC70]
(EIAJ SC82 body)
(KS-4)
Dimensions shown in millimeters
0.30
0.15
0.10 MAX
1.00
0.80
SEATING
PLANE
0.18
0.10
0.30
0.10
0.10 COPLANARITY
2
4
3
1
2.20
1.80
PIN 1
0.50 BSC
0.70
0.50
1.35
1.15
2.40
1.80
1.10
0.80
0.65 BSC
PACKAGE OUTLINE CORRESPONDS IN FULL TO EIAJ SC82
EXCEPT FOR WIDTH OF PIN-2 AS SHOWN
C0375408/03(0)
8
PDF 
ZIP