ATF22V10C
High
Performance
E
2
PLD
ATF22V10C
Features
Industry Standard Architecture
Low Cost Easy-to-Use Software Tools
High Speed Electrically Erasable Programmable Logic Devices
5 ns Maximum Pin-to-Pin Delay
CMOS and TTL Compatible Inputs and Outputs
Latch Feature Holds Inputs to Previous Logic States
Advanced Flash Technology
Reprogrammable
100% Tested
High Reliability CMOS Process
20 Year Data Retention
100 Erase/Write Cycles
2,000V ESD Protection
200 mA Latchup Immunity
Dual-in-Line and Surface Mount Packages in Standard Pinouts
Logic Diagram
Pin Configurations
Pin Name
Function
CLK
Clock
IN
Logic Inputs
I/O
Bidirectional Buffers
*
No Internal Connection
VCC
+5V Supply
PD
Power Down
DIP/SOIC
PLCC
Note:
For PLCC, pins 1, 8, 15 and 22 can be left uncon-
nected. For superior performance, connect V
CC
to pin 1 and ground to 8, 15, 22.
Top view
Rev. 0735C/22V10C-D04/98
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
CLK/IN
IN
IN
IN/PD
IN
IN
IN
IN
IN
IN
IN
GND
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
IN
TSSOP Top View
Temperature Under Bias................... -40C to +85C
Storage Temperature...................... -65C to +150C
Voltage on Any Pin with
Respect to Ground........................ -2.0V to +7.0V
(1)
Voltage on Input Pins
with Respect to Ground
During Programming................... -2.0V to +14.0V
(1)
Programming Voltage with
Respect to Ground...................... -2.0V to +14.0V
(1)
*NOTICE: Stresses beyond those listed under "Absolute Maxi-
mum Ratings" may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions beyond those indi-
cated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions
for extended periods may affect device reliability.
Absolute Maximum Ratings*
Note:
1. Minimum voltage is -0.6V dc, which may undershoot to -2.0V
for pulses of less than 20 ns. Maximum output pin voltage is
V
CC
+ 0.75V dc, which may overshoot to 7.0V for pulses of
less than 20 ns.
DC and AC Operating Conditions
Commercial
Industrial
Operating Temperature (Case)
0C - 70C
-40C - 85C
V
CC
Power Supply
5V
5%
5V
10%
Description
The ATF22V10C is a high performance CMOS (Elec-
trically Erasable) Programmable Logic Device (PLD)
which utilizes Atmel's proven electrically erasable
Flash memory technology. Speeds down to 5 ns and
power dissipation as low as 100
A are offered. All
speed ranges are specified over the full 5V
10%
range for industrial temperature ranges, and 5V
5%
for commercial temperature ranges.
Several low power options allow selection of the best so-
lution for various types of power-limited applications. Each
of these options significantly reduces total system power
and enhances system reliability.
2
ATF22V10C
DC Characteristics
Symbol
Parameter
Condition
Min
Typ
Max
Units
I
IL
Input or I/O Low
Leakage Current
0
V
IN
V
IL
(MAX)
-35
-10
A
I
IH
Input or I/O High
Leakage Current
3.5
V
IN
V
CC
10
A
I
CC
Power Supply Current,
Standby
V
CC
= MAX,
V
IN
= MAX,
Outputs Open
C-5, 7, 10
Com.
85
130
mA
C-10
Ind.
90
140
mA
I
CC2
Clocked Power Supply
Current
V
CC
= MAX,
Outputs Open
C-5, 7, 10
Com.
1
mA/MHz
(2)
C-10
Ind.
1
mA/MHz
(2)
I
CC3
Clocked Power Supply
Current
V
CC
= MAX,
Outputs Open,
f = 15 MHz
C-5, 7, 10
Com.
150
mA
C-10
Ind.
160
mA
I
PD
Power Supply Current,
PD Mode
V
CC
= MAX
Com.
10
100
A
V
IN
= 0, MAX
Ind.
10
100
A
I
OS
(1)
Output Short Circuit
Current
V
OUT
= 0.5V
-130
mA
V
IL
Input Low Voltage
-0.5
0.8
V
V
IH
Input High Voltage
2.0
V
CC
+0.75
V
V
OL
Output Low Voltage
V
IN
= V
IH
or V
IL
,
V
CC
= MIN
I
OL
= 16 mA
Com., Ind.
0.5
V
I
OL
= 12 mA
Mil.
0.5
V
V
OH
Output High Voltage
V
IN
= V
IH
or V
IL
,
V
CC
= MIN
I
OH
= -4.0 mA
2.4
V
Notes: 1. Not more than one output at a time should be shorted.
Duration of short circuit test should not exceed 30 sec.
2. Low frequency only. See Supply Current versus Input Frequency curves.
ATF22V10C
3
AC Characteristics
(1)
Symbol Parameter
-5
-7
-10
Min
Max
Min
Max
Min
Max
Units
t
PD
Input or Feedback to Combinatorial Output
1
5
3
7.5
3
10
ns
t
CO
Clock to Output
1
4
2
4.5
(2)
2
6.5
ns
tCF
Clock to Feedback
3
3.5
4
ns
tS
Input or Feedback Setup Time
3
3.5
4.5
ns
t
H
Hold Time
0
0
0
ns
F
MAX
External Feedback 1/(t
S
+ t
CO
)
142
125 (3)
90
MHz
Internal Feedback 1/(t
S
+ t
CF
)
166
142
117
MHz
No Feedback
166
166
125
MHz
t
P
Clock Period
6
6
8
ns
t
W
Clock Width
3
3
3
ns
t
EA
Input or I/O to Output Enable
2
6
3
7.5
3
10
ns
t
ER
Input or I/O to Output Disable
2
5
3
7.5
3
9
ns
t
AP
Input or I/O to Asynchronous Reset of Register
3
7
3
10
3
12
ns
t
AW
Asynchronous Reset Width
5.5
7
8
ns
t
AR
Asynchronous Reset Recovery Time
4
5
6
ns
t
SP
Setup Time, Synchronous Preset
4
4.5
6
ns
t
SPR
Synchronous Preset to Clock Recovery Time
4
5
8
ns
Notes: 1. See ordering information for valid part numbers.
2. 5.5 ns for DIP package devices.
3. 111 MHz for DIP package devices.
AC Waveforms
(1)
Note:
1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.
4
ATF22V10C
3. Clock and input transitions are ignored.
Power Up Reset
The registers in the ATF22V10Cs are designed to reset
during power up. At a point delayed slightly from V
CC
crossing V
RST
, all registers will be reset to the low state.
The output state will depend on the polarity of the output
buffer.
This feature is critical for state machine initialization. How-
ever, due to the asynchronous nature of reset and the un-
certainty of how V
CC
actually rises in the system, the fol-
lowing conditions are required:
1. The V
CC
rise must be monotonic, and starts below
0.7V,
2. After reset occurs, all input and feedback setup times
must be met before driving the clock pin high, and
3. The clock must remain stable during t
PR
.
Pin Capacitance
(f = 1 MHz, T = 25C)
(1)
Typ
Max
Units
Conditions
C
IN
5
8
pF
V
IN
= 0V
C
OUT
6
8
pF
V
OUT
= 0V
Note:
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.
t
R
, t
F
< 3 ns
Input Test Waveforms and
Measurement Levels
Output Test Loads:
Commercial
Power Down AC Characteristics
(1, 2, 3)
Symbol Parameter
-5
-7
-10
Min
Max
Min
Max
Min
Max
Units
t
IVDH
Valid Input Before PD High
5
7.5
10
ns
t
GVDH
Valid OE Before PD High
0
0
0
ns
t
CVDH
Valid Clock Before PD High
0
0
0
ns
t
DHIX
Input Don't Care After PD High
5
7
10
ns
t
DHGX
OE Don't Care After PD High
5
7
10
ns
t
DHCX
Clock Don't Care After PD High
5
7
10
ns
t
DLIV
PD Low to Valid Input
5
7.5
10
ns
t
DLGV
PD Low to Valid OE
15
20
25
ns
t
DLCV
PD Low to Valid Clock
15
20
25
ns
t
DLOV
PD Low to Valid Output
20
25
30
ns
Notes: 1. Output data is latched and held.
2. HI-Z outputs remain HI-Z.
ATF22V10C
5
PDF 
ZIP