ChipFind - документация

Электронный компонент: ADS1100A0IDBVT

Скачать:  PDF   ZIP

Document Outline

ADS1100
SBAS239B MAY 2002 REVISED NOVEMBER 2003
www.ti.com
DESCRIPTION
The ADS1100 is a precision, continuously self-calibrating
Analog-to-Digital (A/D) converter with differential inputs and
up to 16 bits of resolution in a small SOT23-6 package.
Conversions are performed ratiometrically, using the power
supply as the reference voltage. The ADS1100 uses an
I
2
C-compatible serial interface and operates from a single
power supply ranging from 2.7V to 5.5V.
The ADS1100 can perform conversions at rates of 8, 16, 32,
or 128 samples per second. The onboard Programmable
Gain Amplifier (PGA), which offers gains of up to 8, allows
smaller signals to be measured with high resolution. In
single-conversion mode, the ADS1100 automatically powers
down after a conversion, greatly reducing current consump-
tion during idle periods.
The ADS1100 is designed for applications requiring high-
resolution measurement, where space and power consump-
tion are major considerations. Typical applications include
portable instrumentation, industrial process control, and smart
transmitters.
FEATURES
q
COMPLETE DATA ACQUISITION SYSTEM IN A
TINY SOT23-6 PACKAGE
q
16-BITS NO MISSING CODES
q
INL: 0.0125% of FSR MAX
q
CONTINUOUS SELF-CALIBRATION
q
SINGLE-CYCLE CONVERSION
q
PROGRAMMABLE GAIN AMPLIFIER
GAIN = 1, 2, 4, OR 8
q
LOW NOISE: 4
Vp-p
q
PROGRAMMABLE DATA RATE: 8SPS to 128SPS
q
INTERNAL SYSTEM CLOCK
q
I
2
C
TM
INTERFACE
q
POWER SUPPLY: 2.7V to 5.5V
q
LOW CURRENT CONSUMPTION: 90
A
q
AVAILABLE IN EIGHT DIFFERENT ADDRESSES
APPLICATIONS
q
PORTABLE INSTRUMENTATION
q
INDUSTRIAL PROCESS CONTROL
q
SMART TRANSMITTERS
q
CONSUMER GOODS
q
FACTORY AUTOMATION
q
TEMPERATURE MEASUREMENT
I
2
C is a registered trademark of Philips Incorporated.
Copyright 2002-2003, Texas Instruments Incorporated
Self-Calibrating, 16-Bit
ANALOG-TO-DIGITAL CONVERTER
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
A/D
Converter
I
2
C
Interface
Clock
Oscillator
V
IN+
V
IN
SCL
SDA
V
DD
GND
A = 1, 2, 4, or 8
PGA
AD0
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
All trademarks are the property of their respective owners.
ADS1100
2
SBAS239B
www.ti.com
V
DD
to GND ........................................................................... 0.3V to +6V
Input Current ............................................................... 100mA, Momentary
Input Current ................................................................. 10mA, Continuous
Voltage to GND, V
IN+
, V
IN ..........................................................
0.3V to V
DD
+ 0.3V
Voltage to GND, SDA, SCL ..................................................... 0.5V to 6V
Maximum Junction Temperature ................................................... +150
C
Operating Temperature .................................................. 40
C to +125
C
Storage Temperature ...................................................... 60
C to +150
C
Lead Temperature (soldering, 10s) ............................................... +300
C
NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may
cause permanent damage to the device. Exposure to absolute maximum
conditions for extended periods may affect device reliability.
ABSOLUTE MAXIMUM RATINGS
ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Texas
Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper han-
dling and installation procedures can cause damage.
ESD damage can range from subtle performance degrada-
tion to complete device failure. Precision integrated circuits
may be more susceptible to damage because very small
parametric changes could cause the device not to meet its
published specifications.
SPECIFIED
PACKAGE
TEMPERATURE
PACKAGE
ORDERING
TRANSPORT
PRODUCT
I
2
C ADDRESS
PACKAGE-LEAD
DESIGNATOR
(1)
RANGE
MARKING
NUMBER
MEDIA, QUANTITY
ADS1100
1001 000
SOT23-6
DBV
40
C to +85
C
AD0
ADS1100A0IDBVT
Tape and Reel, 250
"
"
"
"
"
"
ADS1100A0IDBVR
Tape and Reel, 3000
ADS1100
1001 001
SOT23-6
DBV
40
C to +85
C
AD1
ADS1100A1IDBVT
Tape and Reel, 250
"
"
"
"
"
"
ADS1100A1IDBVR
Tape and Reel, 3000
ADS1100
1001 010
SOT23-6
DBV
40
C to +85
C
AD2
ADS1100A2IDBVT
Tape and Reel, 250
"
"
"
"
"
"
ADS1100A2IDBVR
Tape and Reel, 3000
ADS1100
1001 011
SOT23-6
DBV
40
C to +85
C
AD3
ADS1100A3IDBVT
Tape and Reel, 250
"
"
"
"
"
"
ADS1100A3IDBVR
Tape and Reel, 3000
ADS1100
1001 100
SOT23-6
DBV
40
C to +85
C
AD4
ADS1100A4IDBVT
Tape and Reel, 250
"
"
"
"
"
"
ADS1100A4IDBVR
Tape and Reel, 3000
ADS1100
1001 101
SOT23-6
DBV
40
C to +85
C
AD5
ADS1100A5IDBVT
Tape and Reel, 250
"
"
"
"
"
"
ADS1100A5IDBVR
Tape and Reel, 3000
ADS1100
1001 110
SOT23-6
DBV
40
C to +85
C
AD6
ADS1100A6IDBVT
Tape and Reel, 250
"
"
"
"
"
"
ADS1100A6IDBVR
Tape and Reel, 3000
ADS1100
1001 111
SOT23-6
DBV
40
C to +85
C
AD7
ADS1100A7IDBVT
Tape and Reel, 250
"
"
"
"
"
"
ADS1100A7IDBVR
Tape and Reel, 3000
NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.
PACKAGE/ORDERING INFORMATION
Top View
SOT23
PIN CONFIGURATION
NOTE: Marking text direction indicates pin 1. Marking text depends on I
2
C
address; see ordering table. Marking for I
2
C address 1001000 shown.
AD0
1
2
3
6
5
4
V
IN+
GND SCL
V
IN
V
DD
SDA
ADS1100
3
SBAS239B
www.ti.com
ADS1100
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
ANALOG INPUT
Full-Scale Input Voltage
(V
IN+
) (V
IN
)
V
DD
/PGA
V
Analog Input Voltage
V
IN+
, V
IN
to GND
GND 0.2
V
DD
+ 0.2
V
Differential Input Impedance
2.4/PGA
M
Common-Mode Input Impedance
8
M
SYSTEM PERFORMANCE
Resolution and No Missing Codes
DR = 00
12
12
Bits
DR = 01
14
14
Bits
DR = 10
15
15
Bits
DR = 11
16
16
Bits
Conversion Rate
DR = 00
104
128
184
SPS
DR = 01
26
32
46
SPS
DR = 10
13
16
23
SPS
DR = 11
6.5
8
11.5
SPS
Output Noise
See Typical Characteristic Curves
Integral Nonlinearity
DR = 11, PGA = 1, End Point Fit
(1)
0.003
0.0125
% of FSR
(2)
Offset Error
2.5/PGA
5/PGA
mV
Offset Drift
PGA = 1
1.5
8
V/
C
PGA = 2
1.0
4
V/
C
PGA = 4
0.7
2
V/
C
PGA = 8
0.6
2
V/
C
Gain Error
0.01
0.1
%
Gain Error Drift
2
ppm/
C
Common-Mode Rejection
At DC, PGA = 8
94
100
dB
At DC, PGA = 1
85
dB
DIGITAL INPUT/OUTPUT
Logic Level
V
IH
0.7 V
DD
6
V
V
IL
GND 0.5
0.3 V
DD
V
V
OL
I
OL
= 3mA
GND
0.4
V
Input Leakage
I
IH
V
IH
= 5.5V
10
A
I
IL
V
IL
= GND
10
A
POWER-SUPPLY REQUIREMENTS
Power-Supply Voltage
V
DD
2.7
5.5
V
Supply Current
Power Down
0.05
2
A
Active Mode
90
150
A
Power Dissipation
V
DD
= 5.0V
450
750
W
V
DD
= 3.0V
210
W
NOTES: (1) 99% of full-scale. (2) FSR = Full-Scale Range = 2 V
DD
/PGA.
ELECTRICAL CHARACTERISTICS
All specifications at 40
C to +85
C, V
DD
= 5V, GND = 0V, and all PGAs, unless otherwise noted.
ADS1100
4
SBAS239B
www.ti.com
TYPICAL CHARACTERISTICS
At T
A
= 25
C and V
DD
= 5V, unless otherwise noted.
120
100
80
60
40
I
VDD
(
A)
SUPPLY CURRENT vs TEMPERATURE
60
40
20
0
20
40
60
80
100
120
140
Temperature (
C)
V
DD
= 5V
V
DD
= 2.7V
SUPPLY CURRENT vs I
2
C BUS FREQUENCY
250
225
200
175
150
125
100
75
50
10
100
1k
10k
I
2
C Bus Frequency (kHz)
I
VDD
(
A)
125
C
25
C
40
C
2.0
1.0
0.0
1.0
2.0
Of
fset Error (mV)
OFFSET ERROR vs TEMPERATURE
60
40
20
0
20
40
60
80
100
120
140
Temperature (
C)
PGA = 8
PGA = 4
PGA = 2
PGA = 1
V
DD
= 5V
2.0
1.0
0.0
1.0
2.0
Of
fset Error (mV)
OFFSET ERROR vs TEMPERATURE
60
40
20
0
20
40
60
80
100
120
140
Temperature (
C)
PGA = 8
PGA = 4
PGA = 2
PGA = 1
V
DD
= 2.7V
0.04
0.03
0.02
0.01
0.00
0.01
0.02
0.03
0.04
Gain Error (%)
GAIN ERROR vs TEMPERATURE
60
40
20
0
20
40
60
80
100
120
140
Temperature (
C)
PGA = 8
PGA = 4
PGA = 1
PGA = 2
V
DD
= 5V
0.010
0.005
0.000
0.005
0.010
0.015
0.020
Gain Error (%)
GAIN ERROR vs TEMPERATURE
60
40
20
0
20
40
60
80
100
120
140
Temperature (
C)
PGA = 8
PGA = 4
PGA = 1
PGA = 2
V
DD
= 2.7V
ADS1100
5
SBAS239B
www.ti.com
TYPICAL CHARACTERISTICS
(Cont.)
At T
A
= 25
C and V
DD
= 5V, unless otherwise noted.
TOTAL ERROR vs INPUT SIGNAL
T
otal Error (mV)
0.0
0.5
1.0
1.5
2.0
2.5
100
75
50
25
0
25
50
75
100
Input Signal (% of Full-Scale)
PGA = 8
PGA = 4
PGA = 2
PGA = 1
Data Rate = 8SPS
INTEGRAL NONLINEARITY vs SUPPLY VOLTAGE
0.016
0.014
0.012
0.010
0.008
0.006
0.004
0.002
0.000
Integral Nonlinearity (% of FSR)
2.5
3.0
3.5
4.0
4.5
5.0
5.5
V
DD
(V)
PGA = 8
PGA = 4
PGA = 2
PGA = 1
V
DD
= 2.7V
V
DD
= 5V
V
DD
= 3.5V
0.05
0.04
0.03
0.02
0.01
0.00
Integral Nonlinearity (% of FSR)
INTEGRAL NONLINEARITY vs TEMPERATURE
60
40
20
0
20
40
60
80
100
120
140
Temperature (
C)
PGA =1
20
15
10
5
0
Noise (p-p, % of LSB)
NOISE vs INPUT SIGNAL
0
20
40
60
80
100
Input Signal (% of Full-Scale)
PGA = 8
PGA = 4
PGA = 2
PGA = 1
Data Rate = 8SPS
PGA = 8
PGA = 4
PGA = 2
PGA = 1
NOISE vs SUPPLY VOLTAGE
30
25
20
15
10
5
0
Noise (p-p, % of LSB)
2.5
3.0
3.5
4.0
4.5
5.0
5.5
V
DD
(V)
Data Rate = 8SPS
NOISE vs TEMPERATURE
25
20
15
10
5
Noise (p-p, % of LSB)
60
40
20
0
20
40
60
80
100
120
140
Temperature (
C)
Data Rate = 8SPS
PGA = 8
ADS1100
6
SBAS239B
www.ti.com
THEORY OF OPERATION
The ADS1100 is a fully differential, 16-bit, self-calibrating,
delta-sigma A/D converter. Extremely easy to design with
and configure, the ADS1100 allows you to obtain precise
measurements with a minimum of effort.
The ADS1100 consists of a delta-sigma A/D converter core with
adjustable gain, a clock generator, and an I
2
C interface. Each of
these blocks are described in detail in the sections that follow.
ANALOG-TO-DIGITAL CONVERTER
The ADS1100 A/D converter core consists of a differential
switched-capacitor delta-sigma modulator followed by a digital
filter. The modulator measures the voltage difference between
the positive and negative analog inputs and compares it to a
reference voltage, which, in the ADS1100, is the power
supply. The digital filter receives a high-speed bitstream from
the modulator and outputs a code, which is a number
proportional to the input voltage.
OUTPUT CODE CALCULATION
The output code is a scalar value that is (except for clipping)
proportional to the voltage difference between the two analog
inputs. The output code is confined to a finite range of numbers;
this range depends on the number of bits needed to represent the
code. The number of bits needed to represent the output code for
the ADS1100 depends on the data rate, as shown in Table I.
TYPICAL CHARACTERISTICS
(Cont.)
At T
A
= 25
C and V
DD
= 5V, unless otherwise noted.
V
DD
= 2.7V
V
DD
= 5V
10
9
8
7
6
Data Rate (SPS)
DATA RATE vs TEMPERATURE
60
40
20
0
20
40
60
80
100
120
140
Temperature (
C)
Data Rate = 8SPS
0
20
40
60
80
100
Gain (dB)
FREQUENCY RESPONSE
0.1
1
10
100
1k
Input Frequency (Hz)
Data Rate = 8SPS
DATA RATE
NUMBER OF BITS
MINIMUM CODE MAXIMUM CODE
8SPS
16
32,768
32,767
16SPS
15
16,384
16,383
32SPS
14
8192
8191
128SPS
12
2048
2047
TABLE I. Minimum and Maximum Codes.
For a minimum output code of Min Code, gain setting of
PGA, positive and negative input voltages of V
IN+
and V
IN
,
and power supply of V
DD
, the output code is given by the
expression:
Output Code = 1 Min Code PGA
V
IN+
( ) ( )
V
V
IN
DD
In the previous expression, it is important to note that the
negated
minimum output code is used. The ADS1100 outputs codes in
binary two's complement format, so the absolute values of the
minima and maxima are not the same; the maximum n-bit code
is 2
n-1
1, while the minimum n-bit code is 1 2
n-1
.
For example, the ideal expression for output codes with a
data rate of 16SPS and PGA = 2 is:
Output Code = 16384 2
V
IN+
( ) ( )
V
V
IN
DD
The ADS1100 outputs all codes right-justified and sign-
extended. This makes it possible to perform averaging on the
higher data rate codes using only a 16-bit accumulator.
See Table II for output codes for various input levels.
SELF-CALIBRATION
The previous expressions for the ADS1100's output code do
not account for the gain and offset errors in the modulator. To
compensate for these, the ADS1100 incorporates self-cali-
bration circuitry.
The self-calibration system operates continuously, and re-
quires no user intervention. No adjustments can be made to
the self-calibration system, and none need to be made. The
self-calibration system cannot be deactivated.
The offset and gain error figures shown in the Electrical
Characteristics include the effects of calibration.
ADS1100
7
SBAS239B
www.ti.com
CLOCK GENERATOR
The ADS1100 features an onboard clock generator, which
drives the operation of the modulator and digital filter. The
Typical Characteristics show varieties in data rate over
supply voltage and temperature.
It is not possible to operate the ADS1100 with an external
modulator clock.
INPUT IMPEDANCE
The ADS1100 uses a switched-capacitor input stage. To
external circuitry, it looks roughly like a resistance. The
resistance value depends on the capacitor values and the
rate at which they are switched. The switching frequency is
the same as the modulator frequency; the capacitor values
depend on the PGA setting. The switching clock is generated
by the onboard clock generator, so its frequency, nominally
275kHz, is dependent on supply voltage and temperature.
The common-mode and differential input impedances are
different. For a gain setting of PGA, the differential input
impedance is typically:
2.4M
/PGA
The common-mode impedance is typically 8M
.
The typical value of the input impedance often cannot be
neglected. Unless the input source has a low impedance, the
ADS1100's input impedance may affect the measurement accu-
racy. For sources with high output impedance, buffering may be
necessary. Bear in mind, however, that active buffers introduce
noise, and also introduce offset and gain errors. All of these
factors should be considered in high-accuracy applications.
Because the clock generator frequency drifts slightly with
temperature, the input impedances will also drift. For many
applications, this input impedance drift can be neglected, and
the typical impedance values above can be used.
ALIASING
If frequencies are input to the ADS1100 that exceed half the
data rate, aliasing will occur. To prevent aliasing, the input
signal must be bandlimited. Some signals are inherently
bandlimited. For example, a thermocouple's output, which
has a limited rate of change, may nevertheless contain noise
and interference components. These can fold back into the
sampling band just as any other signal can.
The ADS1100's digital filter provides some attenuation of
high-frequency noise, but the filter's sinc
1
frequency re-
sponse cannot completely replace an anti-aliasing filter;
some external filtering may still be needed. For many appli-
cations, a simple RC filter will suffice.
DATA RATE
NEGATIVE FULL-SCALE
1LSB
ZERO
+1LSB
POSITIVE FULL-SCALE
8SPS
8000
H
FFFF
H
0000
H
0001
H
7FFF
H
16SPS
C000
H
FFFF
H
0000
H
0001
H
3FFF
H
32SPS
E000
H
FFFF
H
0000
H
0001
H
1FFF
H
128SPS
F800
H
FFFF
H
0000
H
0001
H
07FF
H
TABLE II. Output Codes for Different Input Signals.
INPUT SIGNAL
When designing an input filter circuit, remember to take into
account the interaction between the filter network and the
input impedance of the ADS1100.
USING THE ADS1100
OPERATING MODES
The ADS1100 operates in one of two modes: continuous
conversion and single conversion.
In continuous conversion mode, the ADS1100 continuously
performs conversions. Once a conversion has been com-
pleted, the ADS1100 places the result in the output register,
and immediately begins another conversion. When the
ADS1100 is in continuous conversion mode, the ST/BSY bit
in the configuration register always reads 1.
In single conversion mode, the ADS1100 waits until the
ST/BSY bit in the conversion register is set to 1. When this
happens, the ADS1100 powers up and performs a single
conversion. After the conversion completes, the ADS1100
places the result in the output register, resets the ST/BSY bit
to 0 and powers down. Writing a 1 to ST/BSY while a
conversion is in progress has no effect.
When switching from continuous conversion mode to single
conversion mode, the ADS1100 will complete the current
conversion, reset the ST/BSY bit to 0 and power down.
RESET AND POWER-UP
When the ADS1100 powers up, it automatically performs a
reset. As part of the reset, the ADS1100 sets all of the bits
in the configuration register to their default setting.
The ADS1100 responds to the I
2
C General Call Reset
command. When the ADS1100 receives a General Call
Reset, it performs an internal reset, exactly as though it had
just been powered on.
I
2
C INTERFACE
The ADS1100 communicates through an I
2
C (Inter-Inte-
grated Circuit) interface. The I
2
C interface is a 2-wire open-
drain interface supporting multiple devices and masters on a
single bus. Devices on the I
2
C bus only drive the bus lines
LOW, by connecting them to ground; they never drive the
bus lines HIGH. Instead, the bus wires are pulled HIGH by
pull-up resistors, so the bus wires are HIGH when no device
is driving them LOW. This way, two devices cannot conflict;
if two devices drive the bus simultaneously, there is no driver
contention.
ADS1100
8
SBAS239B
www.ti.com
Communication on the I
2
C bus always takes place between
two devices, one acting as the master and the other acting
as the slave. Both masters and slaves can read and write,
but slaves can only do so under the direction of the master.
Some I
2
C devices can act as masters or slaves, but the
ADS1100 can only act as a slave device.
An I
2
C bus consists of two lines, SDA and SCL. SDA carries
data; SCL provides the clock. All data is transmitted across
the I
2
C bus in groups of eight bits. To send a bit on the I
2
C
bus, the SDA line is driven to the bit's level while SCL is LOW
(a LOW on SDA indicates the bit is zero; a HIGH indicates
the bit is one). Once the SDA line has settled, the SCL line
is brought HIGH, then LOW. This pulse on SCL clocks the
SDA bit into the receiver's shift register.
The I
2
C bus is bidirectional: the SDA line is used both for
transmitting and receiving data. When a master reads from
a slave, the slave drives the data line; when a master sends
to a slave, the master drives the data line. The master always
drives the clock line. The ADS1100 never drives SCL,
because it cannot act as a master. On the ADS1100, SCL is
an input only.
Most of the time the bus is idle, no communication is taking
place, and both lines are HIGH. When communication is
taking place, the bus is active. Only master devices can start
a communication. They do this by causing a start condition
on the bus. Normally, the data line is only allowed to change
state while the clock line is LOW. If the data line changes
state while the clock line is HIGH, it is either a start condition
or its counterpart, a stop condition. A start condition is when
the clock line is HIGH and the data line goes from HIGH to
LOW. A stop condition is when the clock line is HIGH and the
data line goes from LOW to HIGH.
After the master issues a start condition, it sends a byte that
indicates which slave device it wants to communicate with.
This byte is called the address byte. Each device on an I
2
C
bus has a unique 7-bit address to which it responds. (Slaves
can also have 10-bit addresses; see the I
2
C specification for
details.) The master sends an address in the address byte,
together with a bit that indicates whether it wishes to read
from or write to the slave device.
Every byte transmitted on the I
2
C bus, whether it be address
or data, is acknowledged with an acknowledge bit. When a
master has finished sending a byte, eight data bits, to a
slave, it stops driving SDA and waits for the slave to acknowl-
edge the byte. The slave acknowledges the byte by pulling
SDA LOW. The master then sends a clock pulse to clock the
acknowledge bit. Similarly, when a master has finished
reading a byte, it pulls SDA LOW to acknowledge this to the
slave. It then sends a clock pulse to clock the bit. (Remember
that the master always drives the clock line.)
A not-acknowledge is performed by simply leaving SDA
HIGH during an acknowledge cycle. If a device is not present
on the bus, and the master attempts to address it, it will
receive a not-acknowledge because no device is present at
that address to pull the line LOW.
When a master has finished communicating with a slave, it
may issue a stop condition. When a stop condition is issued,
the bus becomes idle again. A master may also issue
another start condition. When a start condition is issued while
the bus is active, it is called a repeated start condition.
A timing diagram for an ADS1100 I
2
C transaction is shown in
Figure 1. Table III gives the parameters for this diagram.
ADS1100 I
2
C ADDRESSES
The ADS1100 I
2
C address is 1001aaa, where "aaa" are bits
set at the factory. The ADS1100 is available in eight different
verisons, each having a different I
2
C address. For example,
the ADS1100A0 has address 1001000, and the ADS1100A3
has address 1001011. See the Package/Ordering Informa-
tion table for a complete listing.
The I
2
C address is the only difference between the eight
variants. In all other repsects, they operate identically.
Each variant of the ADS1100 is marked with "ADx," where x
identifies the address variant. For example, the ADS1100A0 is
marked "AD0", and the ADS1100A3 is marked "AD3". See the
Package/Ordering Information table for a complete listing.
When the ADS1100 was first introduced, it was shipped with
only one address, 1001000, and was marked "BAAI." That
device is identical to the currently shipping ADS1100A0
variant marked "AD0".
SCL
SDA
t
(LOW)
t
R
t
F
t
(HDSTA)
t
(HDSTA)
t
(HDDAT)
t
(BUF)
t
(SUDAT)
t
(HIGH)
t
(SUSTA)
t
(SUSTO)
P
S
S
P
FIGURE 1. I
2
C Timing Diagram.
ADS1100
9
SBAS239B
www.ti.com
I
2
C GENERAL CALL
The ADS1100 responds to General Call Reset, which is an
address byte of 00
H
followed by a data byte of 06
H
. The
ADS1100 acknowledges both bytes.
On receiving a General Call Reset, the ADS1100 performs a
full internal reset, just as though it had been powered off and
then on. If a conversion is in process, it is interrupted; the
output register is set to zero, and the configuration register is
set to its default setting.
The ADS1100 always acknowledges the General Call ad-
dress byte of 00
H
, but it does not acknowledge any General
Call data bytes other than 04
H
or 06
H
.
I
2
C DATA RATES
The I
2
C bus operates in one of three speed modes: Stan-
dard, which allows a clock frequency of up to 100kHz; Fast,
which allows a clock frequency of up to 400kHz; and High-
speed mode (also called Hs mode), which allows a clock
frequency of up to 3.4MHz. The ADS1100 is fully compatible
with all three modes.
No special action needs to be taken to use the ADS1100 in
Standard or Fast modes, but High-speed mode must be
activated. To activate High-speed mode, send a special
address byte of 00001XXX following the start condition,
where the XXX bits are unique to the Hs-capable master.
This byte is called the Hs master code. (Note that this is
different from normal address bytes: the low bit does not
indicate read/write status.) The ADS1100 will not acknowl-
edge this byte; the I
2
C specification prohibits acknowledg-
ment of the Hs master code. On receiving a master code, the
ADS1100 will switch on its High-speed mode filters, and will
communicate at up to 3.4MHz. The ADS1100 switches out of
Hs mode with the next stop condition.
For more information on High-speed mode, consult the I
2
C
specification.
REGISTERS
The ADS1100 has two registers that are accessible via its I
2
C
port. The output register contains the result of the last conver-
sion; the configuration register allows you to change the
ADS1100's operating mode and query the status of the device.
OUTPUT REGISTER
The 16-bit output register contains the result of the last
conversion in binary two's complement format. Following
reset or power-up, the output register is cleared to zero; it
remains zero until the first conversion is completed. There-
fore, if you read the ADS1100 just after reset or power-up,
you will read zero from the output register.
The output register's format is shown in Table IV.
CONFIGURATION REGISTER
You can use the 8-bit configuration register to control the
ADS1100's operating mode, data rate, and PGA settings.
The configuration register's format is shown in Table V. The
default setting is 8CH.
FAST MODE
HIGH-SPEED MODE
PARAMETER
MIN
MAX
MIN
MAX
UNITS
SCLK Operating Frequency
f
(SCLK)
0.4
3.4
MHz
Bus Free Time Between STOP and START Condition
t
(BUF)
600
160
ns
Hold Time After Repeated START Condition.
t
(HDSTA)
600
160
ns
After this period, the first clock is generated.
Repeated START Condition Setup Time
t
(SUSTA)
600
160
ns
STOP Condition Setup Time
t
(SUSTO)
600
160
ns
Data Hold Time
t
(HDDAT)
0
0
ns
Data Setup Time
t
(SUDAT)
100
10
ns
SCLK Clock LOW Period
t
(LOW)
1300
160
ns
SCLK Clock HIGH Period
t
(HIGH)
600
60
ns
Clock/Data Fall Time
t
F
300
160
ns
Clock/Data Rise Time
t
R
300
160
ns
TABLE III. Timing Diagram Definitions.
BIT
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
NAME
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
TABLE IV. Output Register.
BIT
7
6
5
4
3
2
1
0
NAME
ST/BSY
0
0
SC
DR1 DR0
PGA1
PGA0
TABLE V. Configuration Register.
Bit 7: ST/BSY
The meaning of the ST/BSY bit depends on whether it is
being written to or read from.
In single conversion mode, writing a 1 to the ST/BSY bit
causes a conversion to start, and writing a 0 has no effect.
In continuous conversion mode, the ADS1100 ignores the
value written to ST/BSY.
ADS1100
10
SBAS239B
www.ti.com
When read in single conversion mode, ST/BSY indicates whether
the A/D converter is busy taking a conversion. If ST/BSY is read
as 1, the A/D converter is busy, and a conversion is taking
place; if 0, no conversion is taking place, and the result of the
last conversion is available in the output register.
In continuous mode, ST/BSY is always read as 1.
Bits 6-5: Reserved
Bits 6 and 5 must be set to zero.
Bit 4: SC
SC controls whether the ADS1100 is in continuous conver-
sion or single conversion mode. When SC is 1, the ADS1100
is in single conversion mode; when SC is 0, the ADS1100 is
in continuous conversion mode. The default setting is 0.
Bits 3-2: DR
Bits 3 and 2 control the ADS1100's data rate, as shown in
Table VI.
Bits 1-0: PGA
Bits 1 and 0 control the ADS1100's gain setting, as shown in
Table VII.
READING FROM THE ADS1100
You can read the output register and the contents of the
configuration register from the ADS1100. To do this, address
the ADS1100 for reading, and read three bytes from the
device. The first two bytes are the output register's contents;
the third byte is the configuration register's contents.
You do not always have to read three bytes from the
ADS1100. If you want only the contents of the output regis-
ter, read only two bytes.
Reading more than three bytes from the ADS1100 has no
effect. All of the bytes beginning with the fourth will be FF
H
.
See Figure 2 for a timing diagram of an ADS1100 read
operation.
WRITING TO THE ADS1100
You can write new contents into the configuration register
(you cannot change the contents of the output register). To
do this, address the ADS1100 for writing, and write one byte
to it. This byte is written into the configuration register.
Writing more than one byte to the ADS1100 has no effect.
The ADS1100 will ignore any bytes sent to it after the first
one, and it will only acknowledge the first byte.
See Figure 3 for a timing diagram of an ADS1100 write
operation.
DR1
DR0
DATA RATE
0
0
128SPS
0
1
32SPS
1
0
16SPS
1
(1)
1
(1)
8SPS
(1)
NOTE: (1) Default Setting.
TABLE VI. DR Bits.
PGA1
PGA0
GAIN
0
(1)
0
(1)
1
(1)
0
1
2
1
0
4
1
1
8
NOTE: (1) Default Setting.
TABLE VII. PGA Bits.
ADS1100
11
SBAS239B
www.ti.com
Frame 1: I
2
C Slave Address Byte
Frame 2: Configuration Register
1
Start By
Master
ACK By
ADS1100
ACK By
ADS1100
1
9
1
9
SDA
SCL
0
0
1
A2
A1
A0
R/W
ST/
BSY
0
0
SC
DR1
DR0 PGA1 PGA0
Stop By
Master
FIGURE 3. Timing Diagram for Writing to the ADS1100.
Frame 1: I
2
C Slave Address Byte
Frame 2: Output Register Upper Byte
Start By
Master
ACK By
ADS1100
ACK By
Master
From
ADS1100
From
ADS1100
1
9
1
9
...
...
...
...
SDA
SCL
SDA
(Continued)
SCL
(Continued)
1
0
0
1
A2
A1
A0
R/W
D15
D14
D13
D12 D11
D10
D9
D8
Frame 3: Output Register Lower Byte
Frame 4: Configuration Register
(Optional)
ACK By
Master
Stop By
Master
ACK By
Master
From
ADS1100
1
9
1
D7
D6
D5
D4
D3
D2
D1
D0
ST/
BSY
0
0
SC
DR1 DR0 PGA1 PGA0
9
FIGURE 2. Timing Diagram for Reading From the ADS1100.
ADS1100
12
SBAS239B
www.ti.com
APPLICATIONS INFORMATION
The sections that follow give example circuits and tips for
using the ADS1100 in various situations.
An evaluation board, the ADS1100EVM, is available. This
small, simple board connects to an RS-232 serial port on
almost any PC. The supplied software simulates a digital
voltmeter, and also displays raw output codes in hex and
decimal. All features of the ADS1100 can be controlled from
the main window. For more information, contact TI or your
local TI representative, or visit the Texas Instruments website
at http://www.ti.com/.
BASIC CONNECTIONS
For many applications, connecting the ADS1100 is extremely
simple. A basic connection diagram for the ADS1100 is
shown in Figure 4.
The fully differential voltage input of the ADS1100 is ideal for
connection to differential sources with moderately low source
impedance, such as bridge sensors and thermistors. Al-
though the ADS1100 can read bipolar differential signals, it
cannot accept negative voltages on either input. It may be
helpful to think of the ADS1100 positive voltage input as non-
inverting, and of the negative input as inverting.
When the ADS1100 is converting, it draws current in short
spikes. The 0.1
F bypass capacitor supplies the momentary
bursts of extra current needed from the supply.
The ADS1100 interfaces directly to standard mode, fast
mode, and high-speed mode I
2
C controllers. Any
microcontroller's I
2
C peripheral, including master-only and
non-multiiple-master I
2
C peripherals, will work with the
ADS1100. The ADS1100 does not perform clock-stretching
(i.e., it never pulls the clock line low), so it is not necessary
to provide for this unless other devices are on the same I
2
C
bus.
Pull-up resistors are necessary on both the SDA and SCL
lines because I
2
C bus drivers are open-drain. The size of
these resistors depends on the bus operating speed and
capacitance of the bus lines. Higher-value resistors consume
less power, but increase the transition times on the bus,
limiting the bus speed. Lower-value resistors allow higher
speed at the expense of higher power consumption. Long
bus lines have higher capacitance and require smaller pull-
up resistors to compensate. The resistors should not be too
small; if they are, the bus drivers may not be able to pull the
bus lines low.
CONNECTING MULTIPLE DEVICES
Connecting multiple ADS1100s to a single bus is almost
trivial. The ADS1100 is available in eight different ver-
sions, each of which has a different I
2
C address. An
example showing three ADS1100s connected on a single
bus is shown in Figure 5. Up to eight ADS1100s (provided
their addresses are different) can be connected to a single
bus.
Note that only one set of pull-up resistors is needed per bus.
You might find that you need to lower the pull-up resistor
values slightly to compensate for the additional bus capaci-
tance presented by multiple devices and increased line
length.
1
2
3
6
5
4
V
IN+
GND
4.7
F (typ.)
SCL
V
IN
V
DD
V
DD
V
DD
Positive Input
(0V to 5V)
Negative Input
(0V to 5V)
SDA
SDA
SCL
ADS1100
Microcontroller or
Microprocessor
with I
2
C Port
I
2
C Pull-Up Resistors
1k
to 10k
(typ.)
FIGURE 4. Typical Connections of the ADS1100.
ADS1100
13
SBAS239B
www.ti.com
USING GPIO PORTS FOR I
2
C
Most microcontrollers have programmable input/output pins
that can be set in software to act as inputs or outputs. If an
I
2
C controller is not available, the ADS1100 can be con-
nected to GPIO pins, and the I
2
C bus protocol simulated, or
bit-banged, in software. An example of this for a single
ADS1100 is shown in Figure 6.
Note that no pull-up resistor is shown on the SCL line. In this
simple case, the resistor is not needed; the microcontroller
can simply leave the line on output, and set it to one or zero
as appropriate. It can do this because the ADS1100 never
drives its clock line low. This technique can also be used with
multiple devices, and has the advantage of lower current
consumption due to the absence of a resistive pull-up.
If there are any devices on the bus that may drive their clock
lines low, the above method should not be used; the SCL line
should be high-Z or zero and a pull-up resistor provided as
usual. Note also that this cannot be done on the SDA line in
any case, because the ADS1100 does drive the SDA line low
from time to time, as all I
2
C devices do.
Some microcontrollers have selectable strong pull-up circuits
built in to their GPIO ports. In some cases, these can be
switched on and used in place of an external pull-up resistor.
Weak pull-ups are also provided on some microcontrollers,
but usually these are too weak for I
2
C communication. If
there is any doubt about the matter, test the circuit before
committing it to production.
SINGLE-ENDED INPUTS
Although the ADS1100 has a fully differential input, it can
easily measure single-ended signals. A simple single-ended
connection scheme is shown in Figure 7. The ADS1100 is
configured for single-ended measurement by grounding ei-
ther of its input pins, usually V
IN
, and applying the input
signal to V
IN
+. The single-ended signal can range from 0.2V
to V
DD
+ 0.3V. The ADS1100 loses no linearity anywhere in
its input range. Negative voltages cannot be applied to this
circuit because the ADS1100 inputs can only accept positive
voltages.
1
2
3
6
5
4
V
IN+
GND
SCL
V
IN
V
DD
V
DD
SDA
SDA
SCL
ADS1100A0
1
2
3
6
5
4
V
IN+
GND
SCL
V
IN
V
DD
SDA
ADS1100A1
1
2
3
6
5
4
V
IN+
GND
SCL
V
IN
V
DD
SDA
ADS1100A2
Microcontroller or
Microprocessor
with I
2
C Port
I
2
C Pull-Up Resistors
1k
to 10k
(typ.)
NOTE: ADS1100 power
and input connections
omitted for clarity.
FIGURE 5. Connecting Multiple ADS1100s.
1
2
3
6
5
4
V
IN+
GND
SCL
V
IN
V
DD
SDA
SDA
SCL
V
DD
Microcontroller or
Microprocessor
with I
2
C Port
NOTE: ADS1100 power
and input connections
omitted for clarity.
ADS1100
FIGURE 6. Using GPIO with a Single ADS1100.
1
2
3
6
5
4
V
IN+
GND
SCL
V
IN
V
DD
0V - V
DD
Single-Ended
Filter Capacitor
33pF to 100pF
(typ.)
Output
Codes
0-32767
SDA
ADS1100
V
DD
FIGURE 7. Measuring Single-Ended Inputs.
Bit-banging I
2
C with GPIO pins can be done by setting the
GPIO line to zero and toggling it between input and output
modes to apply the proper bus states. To drive the line low,
the pin is set to output a zero; to let the line go high, the pin
is set to input. When the pin is set to input, the state of the
pin can be read; if another device is pulling the line low, this
will read as a zero in the port's input register.
The ADS1100 input range is bipolar differential with respect
to the reference, i.e.
V
DD
. The single-ended circuit shown in
Figure 7 covers only half the ADS1100 input scale because
it does not produce differentially negative inputs; therefore,
one bit of resolution is lost. The Burr-Brown DRV134 bal-
anced line driver from Texas Instruments can be employed
to regain this bit for single-ended signals.
ADS1100
14
SBAS239B
www.ti.com
Negative input voltages must be level-shifted. A good candi-
date for this function is the Texas Instruments THS4130
differential amplifier, which can output fully differential sig-
nals. This device can also help recover the lost bit noted
previously for single-ended positive signals. Level shifting
can also be performed using the DRV134.
LOW-SIDE CURRENT MONITOR
Figure 8 shows a circuit for a low-side shunt-type current
monitor. The circuit reads the voltage across a shunt resistor,
which is sized as small as possible while still giving a readable
output voltage. This voltage is amplified by an OPA335 low-
drift op-amp, and the result is read by the ADS1100.
WHEATSTONE BRIDGE SENSOR
The ADS1100 has a fully differential high-impedance input
stage and internal gain circuitry, which makes it a good
candidate for bridge-sensor measurement. An example is
shown in Figure 9.
FIGURE 8. Low-Side Current Measurement.
ADS1100
5V
V
11.5k
I
2
C
1k
R
S
(2)
Load
(PGA Gain = 8)
5V FS
FS = 0.63V
G = 12.5
NOTE: (1) Pull-down resistor to allow accurate swing to 0V.
(2) R
S
is sized for a 50mV drop at full-scale current.
5V
R
3
(1)
49.9k
5V
OPA335
It is suggested that the ADS1100 be operated at a gain of 8. The
gain of the OPA335 can then be set lower. For a gain of 8, the
op amp should be set up to give a maximum output voltage of
no greater than 0.75V. If the shunt resistor is sized to provide
a maximum voltage drop of 50mV at full-scale current, the
full-scale input to the ADS1100 is 0.63V.
1
2
3
6
5
4
V
IN+
GND
SCL
4.7
F
V
IN
V
DD
Bridge
Sensor
E
E+
V
V+
SDA
ADS1100
I
2
C I/O
V
DD
V
DD
FIGURE 9. Measuring a Wheatstone Bridge Sensor.
The Wheatstone bridge sensor is connected directly to the
ADS1100 without intervening instrumentation amplifiers; a
single, small input capacitor provides rejection of high-fre-
quency interference. The excitation voltage of the bridge is
the power supply, which is also the ADS1100 reference
voltage. The measurement is, therefore, ratiometric. In this
circuit, the ADS1100 would typically be operated at a gain of
8. The input range in this case is
0.75 volts.
ADS1100
15
SBAS239B
www.ti.com
Many resistive bridge sensors, such as strain gauges, have
very small full-scale output ranges. For these sensors, the
measurement resolution obtainable without additional ampli-
fication can be low. For example, if the bridge sensor output
is
20mV, the ADS1100 outputs codes from approximately
873 to +873, resulting in a best-case resolution of around 11
bits. If higher resolution is required, it is best to supply an
external instrumentation amplifier to bring the signal to full
scale.
ADVICE
The ADS1100 is fabricated in a small-geometry low-voltage
process. The analog inputs feature protection diodes to the
supply rails. However, the current-handling ability of these
diodes is limited, and the ADS1100 can be permanently
damaged by analog input voltages that remain more than
approximately 300mV beyond the rails for extended periods.
One way to protect against overvoltage is to place current-
limiting resistors on the input lines. The ADS1100 analog
inputs can withstand momentary currents of as large as
10mA.
The previous paragraph does not apply to the I
2
C ports,
which can both be driven to 6V regardless of the supply.
If the ADS1100 is driven by an op amp with high voltage
supplies, such as
12V, protection should be provided, even
if the op amp is configured so that it will not output out-of-
range voltages. Many op amps seek to one of the supply rails
immediately when power is applied, usually before the input
has stabilized; this momentary spike can damage the ADS1100.
Sometimes this damage is incremental and results in slow,
long-term failure--which can be distastrous for permanently
installed, low-maintenance systems.
If you use an op amp or other front-end circuitry with the
ADS1100, be sure to take the performance characteristics of this
circuitry into account. A chain is only as strong as its weakest link.
LAYOUT TIPS
PCB layout for the ADS1100 is relatively undemanding.
16-bit performance is not difficult to achieve.
Any data converter is only as good as its reference. For the
ADS1100, the reference is the power supply, and the power
supply must be clean enough to achieve the desired perfor-
mance. If a power-supply filter capacitor is used, it should be
placed close to the V
DD
pin, with no vias placed between the
capacitor and the pin. The trace leading to the pin should be as
wide as possible, even if it must be necked down at the device.
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
(2)
Lead/Ball Finish
MSL Peak Temp
(3)
ADS1100A0IDBVR
ACTIVE
SOT-23
DBV
6
3000
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A0IDBVT
ACTIVE
SOT-23
DBV
6
250
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A1IDBVR
ACTIVE
SOT-23
DBV
6
3000
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A1IDBVT
ACTIVE
SOT-23
DBV
6
250
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A1IDBVTG4
ACTIVE
SOT-23
DBV
6
250
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
ADS1100A2IDBVR
ACTIVE
SOT-23
DBV
6
3000
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A2IDBVT
ACTIVE
SOT-23
DBV
6
250
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A3IDBVR
ACTIVE
SOT-23
DBV
6
3000
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A3IDBVT
ACTIVE
SOT-23
DBV
6
250
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A4IDBVR
ACTIVE
SOT-23
DBV
6
3000
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A4IDBVT
ACTIVE
SOT-23
DBV
6
250
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A5IDBVR
ACTIVE
SOT-23
DBV
6
3000
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A5IDBVT
ACTIVE
SOT-23
DBV
6
250
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A6IDBVR
ACTIVE
SOT-23
DBV
6
3000
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A6IDBVT
ACTIVE
SOT-23
DBV
6
250
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A7IDBVR
ACTIVE
SOT-23
DBV
6
3000
None
CU NIPDAU
Level-1-240C-UNLIM
ADS1100A7IDBVT
ACTIVE
SOT-23
DBV
6
250
None
CU NIPDAU
Level-1-240C-UNLIM
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - May not be currently available - please check
http://www.ti.com/productcontent
for the latest availability information and additional
product content details.
None: Not yet available Lead (Pb-Free).
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens,
including bromine (Br) or antimony (Sb) above 0.1% of total product weight.
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com
18-Feb-2005
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI's terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright
2005, Texas Instruments Incorporated