ChipFind - документация

Электронный компонент: C8051F022

Скачать:  PDF   ZIP
C8051F022
C8051F022
C8051F022
C8051F022
Mixed-Signal 64KB ISP



FLASH MCU
PRELIMINARY
P0, P1,
P2, P3
Latches
JTAG
Logic
TCK
TMS
TDI
TDO
UART1
SMBus
SPI Bus
PCA
64kbyte
FLASH
256 byte
RAM
VDD
Monitor
SFR Bus
8
0
5
1
C
o
r
e
Timers 0,
1, 2, 4
Timer 3/
RTC
P0
Drv
C
R
O
S
S
B
A
R
Port I/O
Config.
Crossbar
Config.
AV+
AV+
VDD
VDD
VDD
DGND
DGND
DGND
AGND
AGND
Reset
/RST
XTAL1
XTAL2
External
Oscillator
Circuit
System
Clock
Internal
Oscillator
Digital Power
Analog Power
Debug HW
Boundary Scan
4kbyte
RAM
P2.0
P2.7
P1.0/AIN1.0
P1.7/AIN1.7
P0.0
P0.7
P1
Drv
P2
Drv
Data Bus
Address Bus
Bus Control
DAC1
DAC1
(12-Bit)
VREF
DAC0
(12-Bit)
ADC
100ksps
(10-Bit)
A
M
U
X
AIN0.0
AIN0.1
AIN0.2
AIN0.3
AIN0.4
AIN0.5
AIN0.6
AIN0.7
DAC0
CP0+
CP0-
CP1+
CP1-
VREF
TEMP
SENSOR
UART0
P3.0
P3.7
P3
Drv
Prog
Gain
ADC
500ksps
(8-Bit)
A
M
U
X
8:1
MONEN
WDT
VREF1
VREFD
VREF0
Prog
Gain
CP0
CP1
C
T
L
P4 Latch
D
a
t
a
P7 Latch
A
d
d
r
P5 Latch
P6 Latch
P7.0/D0
P7.7/D7
P7
DRV
P5.0/A0
P5.7/A7
P5
DRV
P6.0/A8
P6.7/A15
P6
DRV
P4
DRV
P4.5/ALE
P4.6/RD
P4.7/WR
P4.0
P4.4
External Data Memory Bus
ANALOG PERIPHERALS
-
10-bit ADC
!
1LSB INL
!
Programmable Throughput up to 100ksps
!
8 External Inputs; Programmable as Single-Ended or
Differential
!
Programmable Amplifier Gain: 16, 8, 4, 2, 1, 0.5
!
Data Dependent Windowed Interrupt Generator
!
Built-in Temperature Sensor (
3
C)
-
8-bit ADC
!
Programmable Throughput up to 500ksps
!
8 External Inputs
!
Programmable Amplifier Gain: 4, 2, 1, 0.5
-
Two 12-bit DACs
!
Can Synchronize Outputs to Timers for Jitter-Free Waveform
Generation
-
Two Comparators
-
Internal Voltage Reference
-
Precision VDD Monitor/Brown-out Detector
ON-CHIP JTAG DEBUG & BOUNDRY SCAN
-
On-Chip Debug Circuitry Facilitates Full Speed, Non-Intrusive In-
System Debug (No Emulator Required!)
-
Provides Breakpoints, Single Stepping, Watchpoints, Stack Monitor
-
Inspect/Modify Memory and Registers
-
Superior Performance to Emulation Systems Using ICE-Chips,
Target Pods, and Sockets
-
IEEE1149.1 Compliant Boundary Scan
-
Low Cost, Complete Development Kit: $129
HIGH SPEED 8051



C CORE
-
Pipe-lined Instruction Architecture; Executes 70% of Instructions in 1 or 2
System Clocks
-
Up to 25MIPS Throughput with 25MHz System Clock
-
22 Vectored Interrupt Sources
MEMORY
-
4352 Bytes Internal Data RAM (256 + 4k)
-
64k Bytes In-System Programmable FLASH Program Memory
-
External Parallel Data Memory Interface up to 5Mbytes/sec
DIGITAL PERIPHERALS
-
64 Port I/O; All are 5V tolerant
-
Hardware SMBus
TM
(I2C
TM
Compatible), SPI
TM
, and Two UART Serial
Ports Available Concurrently
-
Programmable 16-bit Counter/Timer Array with 5 Capture/Compare
Modules
-
5 General Purpose 16-bit Counter/Timers
-
Dedicated Watch-Dog Timer; Bi-directional Reset
CLOCK SOURCES
-
Internal Programmable Oscillator: 2-to-16MHz
-
External Oscillator: Crystal, RC, C, or Clock
-
Real-Time Clock Mode using Timer 3 or PCA
SUPPLY VOLTAGE ........................ 2.7V to 3.6V
-
Typical Operating Current: 10mA @ 25MHz
-
Multiple Power Saving Sleep and Shutdown Modes
100-Pin TQFP (64-Pin Version Available)
Temperature Range: 40



C to +85



C
7.26.2001
C8051F022
C8051F022
C8051F022
C8051F022
Mixed-Signal 64KB ISP



FLASH MCU
PRELIMINARY
SELECTED ELECTRICAL SPECIFICATIONS TA = -40
C to +85
C unless otherwise specified.
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
GLOBAL CHARACTERISTICS
Digital Supply Voltage
2.7
3.6
V
Digital Supply Current with
CPU active (VDD=2.7V)
Clock=25MHz
Clock=1MHz
Clock=32kHz; VDD Monitor Disabled
10
0.8
20
mA
mA
A
Digital Supply Current
(shutdown)
Oscillator not running; VDD Monitor
Enabled
Oscillator not running; VDD Monitor
Disabled
10
0.1
A
A
Digital Supply RAM Data
Retention Voltage
1.5
V
CPU & DIGITAL I/O PORTS
Clock Frequency Range
DC
25
MHz
Port Output High Voltage
I
OH
= -3mA, Port I/O push-pull
VDD 0.7
V
Port Output Low Voltage
I
OL
= 8.5mA
0.6
V
Input High Voltage
0.7 x VDD
V
Input Low Voltage
0.3 x VDD
V
A/D CONVERTER
Resolution
10
bits
Integral Nonlinearity
1
LSB
Differential Nonlinearity
Guaranteed Monotonic
1
LSB
Signal-to-Noise Plus
Distortion
59
dB
Throughput Rate
100
ksps
Input Voltage Range
0
VREF
V
COMPARATORS
Response Time
| CP+ CP- | = 100mV
4
s
Input Voltage Range
-0.25
VDD + 0.25
V
Input Bias Current
-5
0.001
+5
nA
Input Offset Voltage
-10
+10
mV
PACKAGE INFORMATION
A
A1
A2
b
D
D1
e
E
E1
-
0.05
0.95
0.17
-
-
-
-
-
-
-
1.00
0.22
16.00
14.00
0.50
16.00
14.00
1.20
0.15
1.05
0.27
-
-
-
-
-
MIN
(mm)
NOM
(mm)
MAX
(mm)
100
e
A1
b
A2
A
PIN 1
DESIGNATOR
1
E1
E
D1
D
C8051F020DK DEVELOPMENT KIT ($129)
SMBus is a trademark of Intel Corp.; I2C is a trademark of Philips Semiconductors, Inc.; SPI is a trademark of Motorola, Inc.