Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
JUNE 2003
REV. 1.0.0
GENERAL DESCRIPTION
The XRD9836 is a precision 16-bit analog front-end
(AFE) for use in 3-channel/1-channel CCD/CIS docu-
ment imaging applications. Pixel-by-pixel gain and
offset for each of the 3 channels are controlled using
a time multiplexed parallel input. Offset and Gain are
sequentially supplied for red, green, and blue. The
outputs from each of the three channels are transmit-
ted time multiplexed with the high order byte first fol-
lowed by the low order byte for red, blue and green.
FEATURES
16-bit resolution ADC, 30MHz Sampling Rate
10-bit accurate linear programmable gain range select-
able as either 2-to-20 V/V or 1-to-10 V/V per channel
Fully-differential input pins and internal path
Sampling rates from 1.0 MSPS to 10.0 MSPS per chan-
nel for 3 -Channel mode and up to 15.0 MSPS in single
channel mode.
Pixel-by-Pixel Offset and Gain control through a parallel
interface running at a maximum 60 Mbyte/sec. data rate
A microprocessor serial port to control various modes of
operation
Fixed Gain/Offset Mode (FGOM) or Pixel by Pixel Gain/
Offset Mode (PPGOM)
Alternate Pixel Offset Adjust Mode (APOAM)
Low Power CMOS=280mW (typ. @ 3V); Power-Down
Mode=1mW (typ. @ 3V with static clocks)
Single Power Supply (3.0 to 3.6 Volts) with Max CCD
input signal of 1V and reset pulse up to 0.5V
High ESD Protection: 2000 Volts Minimum
APPLICATIONS
Scanners, MFP's
F
IGURE
1. B
LOCK
D
IAGRAM
POWER
BIAS
SERIAL PORT
TIMING
SCLK
SDATA
LOAD
VSAMP
BSAMP
LCLMP
CAPP
Avdd
3
3
RED+
16
16-BIT
30MHz
ADC
M
U
X
BLUE
CDS &
PGA
Blue Gain
Blue Offset
D
E
M
U
X
Red Gain
Red Offset
Green Gain
Green Offset
BLUE HIGH ORDER
ADC OUT
BLUE LOW ORDER
ADC OUT
8
ADC
OUT
IE
10
10
ADCLK
RED GAIN
REGISTER
RED OFFSET
REGISTER
10
10
10
10
10
OFFSET/GAIN
INPUT
2
2
XRD9836
ANALOG INPUTS
Agnd
Dvdd Dgnd
Ovdd
Ognd
GREEN HIGH ORDER
ADC OUT
GREEN LOW ORDER
ADC OUT
RED HIGH ORDER
ADC OUT
RED LOW ORDER
ADC OUT
RED
CDS &
PGA
Green
CDS &
PGA
GREEN GAIN
REGISTER
GREEN OFFSET
REGISTER
BLUE GAIN
REGISTER
BLUE OFFSET
REGISTER
RED-
GRN+
GRN-
BLUE-
BLUE+
CAPN
CMREF
REXT
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
2
F
IGURE
2. P
IN
O
UT
OF
THE
D
EVICE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
TSSOP
IE
48
47
46
45
44
43
42
41
40
39
38
37
36
35
20
21
22
23
24
34
33
32
31
30
29
28
27
26
25
SCLK
LOAD
SDIO
RED+
RED -
GRN+
GRN -
BLU+
BLU -
VSAMP
BSAMP
LCLMP
ADCLK
Dvdd
Dgnd
Avdd
Agnd
Ovdd
Ognd
Ovdd
Ognd
OGI [0]
OGI [1]
OGI [2]
OGI [3]
OGI [4]
OGI [5]
OGI [6]
OGI [7]
OGI [8]
OGI [9]
Avdd
Agnd
Avdd
Agnd
CMREF
Rext
CAPP
CAPN
ADCO [0]
ADCO [1]
ADCO [2]
ADCO [3]
ADCO [4]
ADCO [5]
ADCO [6]
ADCO [7]
ORDERING INFORMATION
P
ART
N
UMBER
P
ACKAGE
O
PERATING
T
EMPERATURE
R
ANGE
XRD9836ACG
48 - TSSOP
0
C to +70
C
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
3
PIN DESCRIPTIONS
P
IN
#
S
YMBOL
T
YPE
D
ESCRIPTION
1
ADCLK
clock
ADC clock - 50Kohm internal pull-down resistor
2
VSAMP
clock
Video Sample clock - 50Kohm internal pull-down resistor
3
BSAMP
clock
Black Sample clock - 50Kohm internal pull-down resistor
4
LCLMP
clock
Line Clamp clock
5
IE
digital
Input Enable - 50Kohm internal pull-down resistor
6
SCLK
clock
Serial Port serial clock - 50Kohm internal pull-down resistor
7
SDIO
digital in/out
Serial Port Data I/O - 50Kohm internal pull-down resistor
8
LOAD
digital in
Serial Port Load - 50Kohm pull-down resistor
9
Ovdd
power
Output driver VDD
10
Ognd
ground
Output driver Ground
11
Avdd
power
ANALOG VDD
12
RED-
analog
RED ANALOG INPUT NEGATIVE
13
RED+
analog
RED ANALOG INPUT POSITIVE
14
GRN-
analog
GREEN ANALOG INPUT NEGATIVE
15
GRN+
analog
GREEN ANALOG INPUT POSITIVE
16
BLU-
analog
BLUE ANALOG INPUT NEGATIVE
17
BLU+
analog
BLUE ANALOG INPUT POSITIVE
18
Agnd
ground
ANALOG GROUND
19
REXT
analog
External Bias Resistor -external 10Kohm resistor to ground
20
Agnd
ground
ANALOG GROUND
21
Avdd
power
ANALOG VDD
22
CMREF
analog
Common Mode Reference for ADC
23
CAPP
analog
ADC Reference By-Pass
24
CAPN
analog
ADC Reference By-Pass
25
Avdd
power
ANALOG VDD
26
Agnd
ground
ANALOG GROUND
27
ADCO[7]
output
ADC parallel out 7 (MSB)
28
ADCO[6]
output
ADC parallel out 6
29
ADCO[5]
output
ADC parallel out 5
30
ADCO[4]
output
ADC parallel out 4
31
Ovdd
power
Output driver VDD
32
Ognd
ground
Output driver Ground
33
ADCO[3]
output
ADC parallel out 3
34
ADCO[2]
output
ADC parallel out 2
35
ADCO[1]
output
ADC parallel out 2
36
ADCO[0]
output
ADC parallel out 1 (LSB)
37
OGI[9]
digital in
OFFSET AND GAIN PARALLEL IN 9 (MSB)
38
OGI[8]
digital in
OFFSET AND GAIN PARALLEL IN 8
39
OGI[7]
digital in
OFFSET AND GAIN PARALLEL IN 7
40
OGI[6]
digital in
OFFSET AND GAIN PARALLEL IN 6
41
OGI[5]
digital in
OFFSET AND GAIN PARALLEL IN 5
42
OGI[4]
digital in
OFFSET AND GAIN PARALLEL IN 4
43
OGI[3]
digital in
OFFSET AND GAIN PARALLEL IN 3
44
OGI[2]
digital in
OFFSET AND GAIN PARALLEL IN 2
45
OGI[1]
digital in
OFFSET AND GAIN PARALLEL IN 1
46
OGI[0]
digital in
OFFSET AND GAIN PARALLEL IN 0 (LSB)
47
Dvdd
power
Digital VDD
48
Dgnd
ground
Digital Ground
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
4
ELECTRICAL CHARACTERISTICS - XRD9836
Unless otherwise specified: AVDD=DVDD=3.3V, ADCLK = 30 MHz, R
EXT
=10K
, Ta=25C
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
A/D CONVERTER
Resolution
R
16
BITS
Conversion Rate
Fc3
1.0
10
MSPS
PER CHANNEL
in 3-CH Mode
Fc1
1.0
15
MSPS
PER CHANNEL
in 1-CH Mode
Differential Non-
Linearity
DNL
-0.024
0.002
0.024
% FS
Input Referred
Offset
ZSE
40
mV
Offset Drift
ZSD
15
uV/C
Input Referred
Gain Error
FSE
+/-2
%FS
Gain Error Drift
FSD
0.003
%FS/C
Input Voltage
Range
IVR
2
Vpp
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
V
OLTAGE
R
EFERENCES
Vref+
CAPP
1.475
1.7
1.925
V
Vref-
CAPN
0.425
0.7
0.875
V
Vref
Common Mode
VCMR
0.970
1.15
1.430
V
Delta Vref
Vref(+) - Vref(-)
VREF
0.85
1.00
1.15
V
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
5
ELECTRICAL CHARACTERISTICS - XRD9836 (con't)
Unless otherwise specified: AVDD=DVDD=3.3V, ADCLK = 30 MHz, R
EXT
=10K
, Ta=25C
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
CDS - S/H
Input Voltage
Range
INVSR
1.0
0.5
1.2
V
V
V
CCD Mode,
Gain = 1 to 10
CCD Mode,
Gain = 2 to 20
CIS Mode,
Gain = 0.5 to 5
Input Leakage
Current
Iin
-40
8
40
nA
Input Switch On
Resistance
Ron
50
150
At input pins: RED+/-,
GRN+/-, BLU+/- when
BSAMP is active
guaranteed by design
Input Switch
Off Resistance
Roff
100
MEG
At input pins: RED+/-,
GRN+/-, BLU+/- when
BSAMP is inactive
guaranteed by design
Internal Voltage
Clamp CDS
Input
(inverting)
Vclampccd
1.1
1.25
1.4
V
CCD MODE
Internal Voltage
Clamp S/H Input
(Non-inverting)
Vclampsh
-0.2
0.0
0.2
V
CIS MODE
P
ARAMETER
S
YMBOL
M
IN
T
YP
M
AX
U
NIT
C
ONDITIONS
OFFSET SPECIFICATIONS
Fine Offset
Range
FOFR-
FOFR+
-200
80
-128
+127
-80
200
mV
mV
Fine Offset
Step
FOFRES
0.25
mV
10bit
Dynamic
Offset Range
DOFR-
DOFR+
-125
120
-80
+160
-55
250
mV
mV
Dynamic
Offset Step
DOFRES
0.25
mV
10bit
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
6
ELECTRICAL CHARACTERISTICS - XRD9836 (con't)
Unless otherwise specified: AVDD=DVDD=3.3V, ADCLK = 30 MHz, R
EXT
=10K
, Ta=25C
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
PGA SPECIFICATIONS
Gain Range Min.
(Absolute Value)
GRAN
MIN
0.8
1.8
1.0
2.05
1.2
2.2
V/V
Gain range = 1 to 10
Gain range = 2 to 20
Gain Range Max
(Absolute Value)
GRAN
MAX
7.8
16
9.2
18.5
10.8
21
V/V
Gain range = 1 to 10
Gain range = 2 to 20
Gain Resolution
GRES
0.008
0.016
V/V
Gain range = 1 to 10
Gain range = 2 to 20
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
SYSTEM SPECIFICATIONS (I
NCLUDES
CDS, PGA,
AND
A/D)
Differential
Non-Linearity
DNL
-0.024
0.002
+0.024
%FS
GAIN =1.5
Integral
Non-Linearity
INL
-2.4
+/- 0.1
2.4
%FS
GAIN = 1.5
Input Referred
Noise
PGA Gain=1
IRNmin
1.7
mVrms
GAIN = 1, inputs shorted
together.
Input Referred
Noise
PGA Gain=20
IRNmax
0.2
mVrms
GAIN = 20, inputs shorted
together.
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
7
ELECTRICAL CHARACTERISTICS - XRD9836 (con't)
Unless otherwise specified: AVDD=DVDD=3.3V, ADCLK = 30 MHz, R
EXT
=10K
, Ta=25C
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
CLOCK TIMING SPECIFICATIONS
ADCLK
Duty Cycle
tadclk3
tadclk1
49
49
51
51
%
%
3-CH, Figure 17 & Figure 19
1-CH, Figure 18 & Figure 20
ADCLK period
(1-Ch mode)
tcp1
66.6
ns
Figure 18 & Figure 20
ADCLK period
(3-Ch mode)
tcp3
33.3
ns
Figure 17 & Figure 19
Single Channel
Conversion period
tcr1
66.6
ns
Figure 18 & Figure 20
Three Channel
Conversion period
tcr3
100
ns
Figure 17 & Figure 19
BSAMP
Pulse Width
tpwb
20
ns
Figure 17 & Figure 19
VSAMP Pulse Width
tpwv
20
ns
Figure 17 & Figure 19
BSAMP sampling
edge to VSAMP
sampling edge
tbvf
50
ns
Figure 17 & Figure 19
Min. Time
negedge ADCLK to
sampling VSAMP
tvfcr
12
ns
Figure 17 & Figure 19
VSAMP/BSAMP
Acquisition time
(aperture delay)
tap
6
ns
Figure 17 & Figure 19
Settling time
tstl
15
ns
Figure 17 & Figure 19
Latency
tlat
9
cycles
Figure 21 & Figure 22
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
8
ELECTRICAL CHARACTERISTICS - XRD9836 (con't)
Unless otherwise specified: AVDD=DVDD=3.3V, ADCLK = 30 MHz, R
EXT
=10K
, Ta=25C
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
USIO TIMING SPECIFICATIONS
uSIO Data Setup
Time
Tuss
10
ns
Figure 15 & Figure 16
uSIO Data Hold Time
Tush
10
ns
Figure 15 & Figure 16
uSIO Load Setup
Time
Tusls
10
ns
Figure 15 & Figure 16
uSIO Load
Hold Time
Tuslh
10
ns
Figure 15 & Figure 16
uSIO Period
Tusp
40
ns
Figure 15 & Figure 16
uSIO Data Valid
Delay
Tusdvd
0
Figure 16
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
I/O TIMING SPECIFICATIONS
OGI Enable time
Tev
8
ns
Figure 4
VSAMP to ADC
setup time
Tva
4
ns
Figure 4
internal time adjustable
ADC to OGI data
setup time
Togis
4
ns
Figure 4
internal time adjustable
ADC to OGI data
hold time
Togih
4
Figure 4
internal time adjustable
ADCLK to ADCDO
data out delay
Tadcdo
4
ns
Figure 5
internal time adjustable
LCLMP Pulse
duration
LCLMPd
4
50
pixels
more pixels preferred
BSAMP/LCLMP
setup
BLs
1
ns
BSAMP/LCLMP hold
BLh
1
ns
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
9
ELECTRICAL CHARACTERISTICS - XRD9836 (con't)
Unless otherwise specified: AVDD=DVDD=3.3V, ADCLK = 30 MHz, R
EXT
=10K
, Ta=25C
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
P
OWER
S
UPPLIES
- 1 C
HANNEL
M
ODE
Analog IDD
I
AVDD
47
mA
Tested @ 3.6V
Digital IDD
I
DVDD
5
mA
Tested @ 3.6V
Output IDD
I
OVDD
5
mA
Tested @ 3.6V
IDD Total
I
DD
57
mA
Tested @ 3.6V
Power Dissipation
P
DISS
188
mW
Tested @ 3.6V
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
P
OWER
S
UPPLIES
- 3 C
HANNEL
M
ODE
Analog IDD
I
AVDD
60
84
110
mA
Tested @ 3.6V
Digital IDD
I
DVDD
1
9
15
mA
Tested @ 3.6V
Output IDD
I
OVDD
1
11
15
mA
Tested @ 3.6V
IDD Total
I
DD
62
104
140
mA
Tested @ 3.6V
Power Dissipation
P
DISS
220
343
500
mW
Tested @ 3.6V
Power Dissipation
P
DISS
280
mW
Tested @ 3.0V
P
ARAMETER
S
YMBOL
M
IN
.
T
YP
.
M
AX
.
U
NIT
C
ONDITIONS
D
IGITAL
I/O
Logic Input Low
Vil
0.5
V
Logic Input High
Vih
VDD-0.5
V
OGI Input Current High
Iih
-100
100
nA
OGI Input Current Low
Iil
-100
100
nA
Control Inputs
Current High
Iinh
50
90
150
uA
50Kohm Pull down
Control Inputs
Current Low
Iinl
-5
0.1
5
uA
50Kohm Pull down
Logic Output Low
Vol
0.5
V
Isink=2.0mA
Logic Output High
Voh
VDD-0.5
V
Isrc=2.0ma
Tristate
Leakage
IOLeak
-100
0.1
100
nA
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
10
SYSTEM OVERVIEW
The XRD9836 provides a 16-bit Analog Front End
functionality for Mid-to-High range, next-generation
scanner applications. It has 3 channels of Correlated
Double Sampling (CDS), using a 10-bit Dynamic Off-
set DAC, a 10-bit Programmable Gain Amplifier
(PGA) and a 10-bit Fine Offset DAC for Red, Green,
and Blue CCD signals. A 16-bit 30MHz ADC is multi-
plexed among these 3 channels to provide digitized
image data for the scanner ASIC chip. In 3-channel
mode, the order of channels is R, G, B. In the 1-chan-
nel mode, only the selected channel is active. The
XRD9836 provides one of the key requirements for
the next generation scanner AFE's, the ability to con-
trol Pixel-by-Pixel Gain and Offset values. Figure 3
shows the ASIC and AFE interface for the proposed
system.
A 10-bit parallel bus Offset Gain Input Port (OGI) is
used to transfer 10 bits of Gain and 10 bits of Offset.
In the 3-channel mode, the data is received sequen-
tially in the following order: red gain, red offset, green
gain, green offset, blue gain, blue offset. In 1-channel
mode, the data is received sequentially gain then off-
set. For an example of both 3-channel and 1-channel
OGI timing see Figure 4.
The Input Enable pin (IE) enables OGI port to pro-
gram internal pixel gain and offset registers. If IE
goes low, the gain and offset registers will store the
last data while IE was high.
For ADC outputs, the XRD9836 has an 8-bit parallel
bus ADC Data Out (ADCDO). The ADC output data is
transmitted sequentially in the following order for 3-ch
mode red high order byte, red low order byte, green
high order byte, green low order byte, blue high order
byte, blue low order byte as shown in Figure 5
A three-pin, Micro-controller Serial I/O link (uSIO) is
used to write or read from the XRD9836's internal
configuration registers. The internal registers control
the various modes of operation of the chip.
F
IGURE
3. S
YSTEM
B
LOCK
D
IAGRAM
B
I
A
S
S
E
R
I
A
L
P
O
R
T
T
I
M
I
N
G
V
S
A
M
P
B
S
A
M
P
L
C
L
M
P
O
g
n
d
C
A
P
P
C
M
R
E
F
C
A
P
N
R
E
X
T
X
R
D
9
8
3
6
A
F
E
O
v
d
d
D
v
d
d
A
v
d
d
D
g
n
d
A
g
n
d
3
3
R
E
D
+
1
6
1
6
-
B
I
T
3
0
M
H
Z
A
D
C
M
U
X
B
L
U
E
C
D
S
&
P
G
A
B
l
u
e
G
a
i
n
B
l
u
e
O
f
f
s
e
t
D
E
M
U
X
R
E
D
C
D
S
&
P
G
A
R
e
d
G
a
i
n
R
e
d
O
f
f
s
e
t
G
R
E
E
N
C
D
S
&
P
G
A
G
r
e
e
n
G
a
i
n
G
r
e
e
n
O
f
f
s
e
t
R
E
D
H
I
G
H
O
R
D
E
R
A
D
C
O
U
T
R
E
D
L
O
W
O
R
D
E
R
A
D
C
O
U
T
G
R
E
E
N
H
I
G
H
O
R
D
E
R
A
D
C
O
U
T
G
R
E
E
N
L
O
W
O
R
D
E
R
A
D
C
O
U
T
B
L
U
E
H
I
G
H
O
R
D
E
R
A
D
C
O
U
T
B
L
U
E
L
O
W
O
R
D
E
R
A
D
C
O
U
T
8
A
D
C
O
U
T
1
0
1
0
A
D
C
L
K
R
E
D
G
A
I
N
R
E
G
I
S
T
E
R
R
E
D
O
F
F
S
E
T
R
E
G
I
S
T
E
R
B
L
U
E
G
A
I
N
R
E
G
I
S
T
E
R
B
L
U
E
O
F
F
S
E
T
R
E
G
I
S
T
E
R
1
0
1
0
1
0
1
0
1
0
O
F
F
S
E
T
G
A
I
N
I
N
P
U
T
2
2
A
S
I
C
A
D
C
L
K
(
3
0
M
H
z
)
D
S
P
B
l
u
e
G
a
i
n
B
l
u
e
O
f
f
s
e
t
R
e
d
G
a
i
n
R
e
d
O
f
f
s
e
t
G
r
e
e
n
G
a
i
n
G
r
e
e
n
O
f
f
s
e
t
S
C
L
K
S
D
A
T
A
L
O
A
D
I
E
1
0
1
0
1
0
1
0
1
0
1
0
R
E
D
-
G
R
N
+
G
R
N
-
B
L
U
+
B
L
U
-
G
R
E
E
N
G
A
I
N
R
E
G
I
S
T
E
R
G
R
E
E
N
O
F
F
S
E
T
R
E
G
I
S
T
E
R
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
11
GAIN SELECT:
The XRD9836's Gain range is selectable to either 1 to
10 or 2 to 20 with the Gain Select Bit. If Gain of 1 to
10 is selected (Gain Select bit = 0), the maximum in-
put is 1.0V. If Gain of 2 to 20 is selected (Gain Select
bit = 1), the maximum input is 0.5V.
PARALLEL PORT FOR PIXEL OFFSET
AND GAIN CONTROL (OGI):
The timing diagram in Figure 4 shows the Offset and
Gain Inputs (OGI) and ADCLK in relationship to
VSAMP.
The ASIC chip will be clocking OGI data at six times
the pixel rate clock in 3-CH mode and two times the
pixel rate in 1-CH mode. The gain data is grabbed on
the rising edge of ADCLK and the offset data on the
falling edge of ADCLK. The OGI port is read into in-
ternal pixel gain and offset registers only when Input
Enable (IE) is active before the sampling edge of
VSAMP as shown above. As noted the RGB gain/off-
set data is synchronized to sampling edge of VSAMP.
Note that ADCLK frequency is 3X the pixel rate in 3-
CH mode and 1X the pixel rate in 1-CH mode. The
ADCLK's duty cycle is required to be 50%. It is as-
sumed that the OGI port and ADCLK input have
matched output drivers inside the ASIC, matched
trace lengths on the PCB between the ASIC and the
XRD9836, and matched delays at input buffers inside
the XRD9836 in order to receive OGI data on both
edges of ADCLK error free.
The latency between the input of the parallel inputs
and their effective application is 1 pixel. The user is
also reminded that data coming out of the ADC out-
puts will have latency from the gain and offset provid-
ed (10 ADC cycles for single color and 12 cycles for
3-color). This latency includes the cycles to put the
gain and offset data into the registers and the latency
of the ADC itself (9 ADCLK cycles).
Sampling of the OGI parallel input port is defined as
the red gain data being the first pulse of ADCLK after
VSAMP, therefor VSAMP must occur before a rising
edge of ADCLK. It is also recommended that
VSAMP__OGI_DLY (DelayD[7:4]) should be smaller
than OGI_DLY (DelayA[7:4]) to make sure the correct
data is sampled, and that relationship is not reversed
internally.
PARALLEL PORT FOR ADC OUTPUT
(ADCDO):
The timing diagram, Figure 5, shows the ADC output
(ADCDO). The XRD9836 will be clocking ADC high
order bytes on the rising edge of ADCLK and clocking
ADC low order bytes on the falling edge of ADCLK.
As noted the RGB data is synchronized to sampling
edge of VSAMP.
PIXEL GAIN/OFFSET CONTROL (FGOM
OR PGOM):
Figure 6 shows the block diagram of the CDS/PGA/
Offset DACs/ADC signal path. The offset for each
channel is controlled by a 10-bit Dynamic offset DAC
before the CDS amplifier and a 10-bit Fine offset DAC
after the PGA amplifier. Thus, the total offset of each
channel is controlled by two 10-bit offset DACs. The
Dynamic offset DAC will have a range of -80mV to
+160mV, with the ability to adjust the CDS stage off-
set to within +/- 0.25mV. The Fine offset DAC will
F
IGURE
4. OGI T
IMING
(ADCLK
POL
=0, VSAMP
POL
=0)
3 - Channel OGI Timing
RG
RO
GG
GO
BG
BO
RG
IE
VSAMP
ADCLK
OGI 10-bit
parallel input
Tev
Tva
Togis
Togih
1 - Channel OGI Timing
IE
VSAMP
ADCLK
OGI 10-bit
parallel input
Tev
Tva
Togis
Togih
Gain
Offset
Gain
F
IGURE
5. ADCDO T
IMING
(ADCLK
POL
=0, VSA
M
P
POL
=0)
BDL
3 - Channel ADCDO Timing
RDH
GDH
VSAMP
ADCLK
ADCDO 8-bit
parallel output
Tadcdo
1 - Channel ADCDO Timing
DH
VSAMP
ADCLK
ADCDO 8-bit
parallel output
Tadcdo
DL
RDL
GDL
BDH
BDL
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
12
have a range of +/- 128mV, with the ability to adjust
PGA offsets to within +/- 0.25mV.
There are two modes of operation for Pixel Gain and
Offset control. The first is a fixed gain and offset con-
trol mode where the gain and offset is adjusted once
per line or per scan. The second mode is a pixel to
pixel adjustment of gain and offset. This mode allows
for gain and offset adjustment for each and every pix-
el. These modes are controlled by bit D0, GOM (Gain
Offset Mode), in the MODE register.
In FGOM (Fixed Gain/Offset Mode, GOM=0), the us-
er can program the PGA gain, Dynamic and Fine Off-
set registers through the micro-controller serial inter-
face (uSIO).
In PPGOM (pixel-by-pixel gain and offset mode,
GOM=1), the user can input 10 bits of Gain and 10
bits of Dynamic offset data through the OGI port.
CCD MODE(CORRELATED DOUBLE
SAMPLING):
Correlated double sampling is a technique used to
level shift and acquire CCD output signals whose in-
formation is equal to the difference between consecu-
tive reference (V
Black
) and signal (V
Video
) samples.
The CDS process consists of three steps:
1) Sampling and holding the reference black level
(V
Black
).
2) Sampling the video level (V
Video
).
3) Subtracting the two samples to extract the video in-
formation. (CCD signal information = V
Black
- V
Video
)
Once the CCD signal information has been extracted,
it can be processed further through amplification and/
or offset adjustment. Since system noise is also
stored and subtracted during the CDS process, sig-
nals with bandwidths less than half the sampling fre-
quency will be substantially attenuated.
LCLMP TIMING:
In order to reject higher frequency power supply
noise which is not attenuated near the sampling fre-
quency, the XRD9836 utilizes a fully differential input
structure. Since the CDS process uses AC coupled
inputs, the coupling capacitor must be charged to the
common-mode range of the analog front-end. This
can be accomplished by clamping the coupling ca-
pacitor to the internal clamp voltage when the CCD is
at a reference level at the beginning of each line us-
ing LCLMP. This needs to be done for enough clamp-
ing time (Tclamp) which is determined by external
Capacitor, internal switch resistance, BSAMP pulse
width and number of samples during line clamp. The
maximum capacitance is
where tpwb = clamp pulse width (BSAMP typ 25ns)
N = number of pixels used for clamping
Rc = clamp resistance (typ 50ohms)
Rs = signal source resistance (typ 50ohms)
Vr = black level
Vc = clamp voltage (1.2V)
Ve = error voltage (3.05uV worst case)
The clamp LCLMP should be active for at least 4 pix-
els during Optical Black (OB) and should be inactive
during all of the Active portion of the line. Usually OB
lasts for 40 - 50 pixels. It is better if LCLMP remains
active during as much of OB as possible. LCLMP
should be set Active 1ns before BSAMP leading edge
and should be held for at least 1ns after BSAMP trail-
ing edge.
F
IGURE
6. CDS
TO
ADC S
IGNAL
P
ATH
CDS Signal
NC
CDS
Dynamic
Offset
DAC
10 BIT
+
+
PGA
10 Bit
Fine
Offset
DAC
10 BIT
3:1
MUX
ADC
F
IGURE
7. CCD W
AVEFORM
- D
EFINITION
OF
T
ERMS
CCD O
UTPUT
I
NFORMATION
= (V
BLACK
-V
VIDEO
)
CCD
Waveform
V
Dark
V
Video
V
Black
V
Black
OB Pixels
Active Pixels
C
M A X
=
N * t p w b
(Rc + R s ) * ln
V e
V r - V c
(
)
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
13
In addition to the above requirement for LCLMP on a
line by line basis there is an additional requirement
for a one time LCLMP upon power-up to provide the
AC coupling capacitor's initial charge. The one time
LCLMP pulse width can also be determined from the
Cmax equation above. A typical value, using 1 nf cap,
with initial charge of 3V (Vr - Vc), and a BSAMP pulse
width of 25ns, is estimated to be 1.4us. This is equiv-
alent to one time LCLMP of 56 OB pixels upon power
up.
3-CHANNEL CDS MODE:
This mode allows simultaneous CDS of the red,
green and blue inputs. Black-level sampling occurs on
each pixel and is equal to the width of the BSAMP
sampling input. The black level is held on the sam-
pling edge of BSAMP and the PGA will immediately
begin to track the signal input until the sampling edge
of VSAMP.
At the end of the video sampling phase, the differ-
ence between the reference and video levels is invert-
ed, amplified, and offset depending on the contents of
the PGA gain and offset registers. The RGB channels
are then sequentially converted by a high-speed A/D
converter. Converted data appears on the data output
bus after 9 ADCLK cycles. The red channel is syn-
chronized on the rising edge of the first ADCLK after
the sampling edge of VSAMP. The power-up default
mode is for CDS sampling a CCD input.
1-CHANNEL CDS MODE:
The 1-Channel CDS mode allows high-speed acqui-
sition and processing of a single channel. The timing,
clamp and buffer configurations are similar to the 3-
channel mode described previously. To select a single
channel input, the color bits of configuration selected
by CHAN[1:0] bits, in the MODE register, must be set
to the appropriate value. The A/D input will begin to
track the selected color input on the next positive
edge of ADCLK. If the configuration is toggled from a
single color mode to 3-channel mode, RGB scanning
will not occur until the circuit is re-synchronized on
the sampling edge of VSAMP.
CIS MODE:
The AFE can be configured for inputs from a CCD or
a CIS type device by setting the CCD_CIS bit. For
CIS mode, the following interface features are provid-
ed:
1. DC Coupled Inputs.
2. Gain Range is 0.5 to 5 with 10 bit resolution.
3. It is assumed that CIS Sample and Hold Outputs
and DC offset buffer have low output impedanc-
es(~50 ohms).
4. VSAMP should have typ > 25ns pulse width.
5. LCLMP is not needed for CIS Applications. (except
for APOAM even and odd selection)
6. Input Voltage Range:
Vcm @ Vin- = 0 to 1.4 V
CIS Signal @ Vin+ = 0 to 1.2 V above Vcm offset
3-CHANNEL CIS AND S/H MODE
The XRD9836 also supports operation for Contact
Image Sensor (CIS) and S/H applications. The red
channel is synchronized on the rising edge of the first
ADCLK after the sampling edge of VSAMP.
In this mode of operation, the BSAMP input is con-
nected to DGND, and input sampling occurs on the
falling edge of VSAMP(VSAMP_POL=0).
1-CHANNEL CIS AND S/H MODE:
The 1-channel CIS S/H mode allows high-speed ac-
quisition and processing of a single channel. The tim-
ing, clamp and buffer configurations are similar to the
3-channel mode. In single channel mode one color
channel is selected using CHAN[1:0]. If the configura-
tion is toggled from single color to 3-channel mode,
RGB scanning will not occur until the circuit is re-syn-
chronized by the first sampling edge of VSAMP.
F
IGURE
8. CIS S
IGNAL
P
ATH
F
IGURE
9. CIS W
AVEFORM
-D
EFINITION
OF
TERMS
CDS
+
+
PGA
10 bit
Dynamic
Offset
DAC
10 bit
Fine
Offset
DAC
10 bit
ADC
CIS Signal
NC
3:1
MUX
Vcm (DCoffset)
C IS
W aveform
Pixel N
Pixel N+1
Pixel N+2
Pixel N+3
Vcm
INVSR
Pixel N-1
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
14
TIMING - CLOCK BASICS:
The XRD9836 has 4 clock signals BSAMP, VSAMP,
ADCLK and LCLMP. These inputs control the sam-
pling, clamping and synchronization functions of the
device.
The pixel rate clocks are BSAMP, VSAMP and AD-
CLK. BSAMP controls the sampling of the black refer-
ence level of a CCD input signal. VSAMP controls the
sampling of the video level of a CCD or CIS output
signal. The ADCLK controls the internal sampling of
the PGA by the ADC and ADC operation.
The line rate clock, LCLMP, performs the clamping
and synchronization functions. The clamp function
sets the bias point for the external AC coupling ca-
pacitor on the inputs. Synchronization defines the odd
pixel in the APOAM mode.
CLOCK POLARITY
Each of the 4 timing signals has a separate polarity
control bit in the CONTROL register. Figure 10 shows
the logic implementation of the polarity control. If the
polarity bit is low (default) BSAMP and VSAMP sam-
ple on the falling edge, LCLMP is active high and AD-
CLK must be low during the VSAMP falling edge. See
timing examples if Figure 17 and Figure 18
If any of the external timing signals are inverted from
the default timing simply write a "1" to the appropriate
polarity bit to compensate.
DELAY CONTROL
One of the more difficult tasks in designing a scanner
is optimizing the pixel and interface (data output &
OGI) timing for a CCD, CDS and ADC. The
XRD9836 has included a programmable delay func-
tion to help simplify this job.
There are four serial interface registers, DelayA, De-
layB, DelayC and DelayD, used to program various
delays of the pixel timing and Data and OGI bus tim-
ing. Each register is divided into 2 delay parameters.
Each delay parameter is 4 bits wide.
DelayA[7:4] controls the OGI sampling delay. These
bits program the delay of the ADCLK used to sample
the OGI input bus. Delay is added in 1ns increments.
See Figure 12.
DelayA[3:0] controls the ADCDO delay. These bits
are used to program the timing delay added to the
ADCDO data bus updates. Delay is added in 1ns in-
crements. See Figure 11.
DelayB[7:4] controls the amount of delay added to the
leading edge of BSAMP. Delay to the leading edge
will be added in 0.5ns increments. This can help to
position the leading edge of the internal BSAMP away
from the reset pulse of the CCD input. See Figure 11.
DelayB[3:0] controls the amount of delay added to the
trailing edge of BSAMP. Delay to the trailing edge will
be added in 0.5ns increments. This will allow for ad-
justment of the Black Level sampling position by the
internal BSAMP. See Figure 11.
DelayC[7:4] controls the amount of delay added to
the leading edge of VSAMP. Delay will be added in
0.5ns increments. This can help to position the lead-
ing edge of the internal VSAMP to track the video
portion of the CCD input. See Figure 11.
DelayC[3:0] controls the amount of delay added to
the trailing edge of VSAMP. Delay will be added in
0.5ns increments. This will allow for adjustment of the
Video Level sampling position by the internal VSAMP.
See Figure 11.
DelayD[7:4] controls the amount of delay added to
the VSAMP OGI. The internal VSAMP_OGI is used
to transfer the input OGI register data to the PGA and
OFFSET control. Delay is added in 1ns increments.
Please note the falling edge of the internal
VSAMP_OGI must occur before the rising edge of
the OGI sampling clock. See Figure 12.
DelayD[3:0] controls the amount of delay added to
the ADCLK. Delay is added to the internal ADCLK in
0.5ns increments. See Figure 11.
F
IGURE
10. C
LOCK
P
OLARITY
AND
D
ELAYS
Polarity
Delays
Clock
Logic
BSAMP
VSAMP
ADCLK
LCLMP
Polarity
Polarity
Polarity
AFE
ADC
OGI
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
15
F
IGURE
11. P
IXEL
T
IMING
& ADCDO (O
UTPUT
D
ATA
) D
ELAY
A
DJUSTMENT
BSAMP
VSAMP
CCD
Signal
t
PIX
ADCLK
t
BK
t
VD
Black Sample Point
Video Sample Point
DelayB[7:4]
DelayB[3:0]
DelayC[7:4]
DelayC[3:0]
DelayD[3:0]
DelayD[3:0]
internal BSAMP
internal VSAMP
internal ADCLK
DelayA[3:0]
Tadcdo
ADCDO
Output Bus
F
IGURE
12. OGI T
IMING
D
ELAY
A
DJUSTMENT
VSAMP
CCD
Signal
t
PIX
ADCLK
Black Sample Point
Video Sample Point
DelayD[7:4]
internal OGI
VSAMP
internal OGI
sample delay
OGI
Input Bus
Pixel (n-1)
Pixel (n)
Gain (n+1)
Offset (n+1)
OGI Gain
Sample Point
OGI Offset
Sample Point
Offset (n)
DelayD[7:4]
DelayA[7:4]
DelayA[7:4]
Togis
Togih
Gain (n)
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
16
ALTERNATE PIXEL OFFSET ADJUST
MODE (APOAM):
In some applications, alternate pixels along a scan
line come from two different rows of CCD's, causing a
systematic offset between alternate pixels. When the
XRD9836 is operated in the Fixed Gain Offset Mode
(FGOM), it does not have the ability to compensate
for this alternating offset phenomenon.
To compensate for these offsets, this chip has an Al-
ternate Pixel Offset Adjust mode (APOAM), which
can be enabled by writing a 1 to the APOAM bit (D1of
the MODE register) through the serial port. In
APOAM mode each channel has four 10-bit offset
registers to control offset. Odd pixel offsets are com-
pensated for by the Dynamic Offset Register value
and the Fine Offset Register value. The even pixel off-
sets are compensated for by the APOAM Dynamic
Offset Register value and the APOAM Fine Offset
Register value. The individual channel pixel gains do
not change and are determined by the red, green and
blue PGA gain register settings.
The offset alternates every other pixel. The first pixel
and all odd pixels in the line use the dynamic offset
and fine offset register values. The even pixels use
the APOAM dynamic offset and the APOAM fine off-
set register values. Odd pixels are defined from the
first ADCLK after the fall of LCLMP.
In the PPGOM mode, the APOAM can be selected
only when Input Enable (IE) is disabled. The last dy-
namic gain and offset programmed using the OGI
port are used for the odd pixels.
The APOAM dynamic offset and the APOAM fine reg-
ister values, programmed through the USIO port are
used for the even pixels. The gain value is fixed as the
last received value through the serial port. This is
shown in Figure 14.
Note: LCLMP also defines which pixel is even or odd.
The first pixel after LCLMP goes inactive is odd. Posi-
tion LCLMP so that there are an even number of pix-
els before start of active pixels.
F
IGURE
13. APOAM M
ODE
- C
ONFIGURATION
OF
O
FF
-
SET
R
EGISTERS
CDS Signal
NC
CDS
Dynamic
10 BIT
+
+
PGA
10 Bit
3:1
MUX
ADC
Offset
DAC
Fine
10 BIT
Offset
DAC
Dyn. Reg.
APOAM Dyn. Reg.
Fine Reg.
APOAM Fine Reg.
SUMMARY OF APOAM USABILITY:
MODE
IE
APOAM
FIXED GAIN/OFFSET
OFF
USABLE
FIXED GAIN/OFFSET
ON
USABLE
PIXEL GAIN/OFFSET
OFF
USABLE
PIXEL GAIN/OFFSET
ON
NOT USABLE
T
ABLE
1: S
UMMARY
OF
APOAM
USABILITY
Figure 14. APOAM
SYNCHRONIZATION
AND
R
EGISTER
A
LTERNATION
VSAMP
DYNAMIC
OFFSET
FINE
OFFSET
LCLMP
ODD
ODD
ODD
ODD
EVEN
EVEN
EVEN
EVEN
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
17
MICRO-CONTROLLER SERIAL PORT
FOR MODE CONTROL (USIO):
The uSIO is a bidirectional I/O port which is used for
configuring various operating modes as well as phase
aligning internal clocks (delay control). The serial port
can be used to program any of the registers listed in
the registers table. Note that SDIO is a bidirectional
pin used to read or write the XRD9836 internal regis-
ters. The R/W bit will define the direction of the bus
after Address bits. If R/W = 0, a write to the XRD9836
is performed. If R/W = 1, a read of the XRD9836's in-
ternal registers is performed.
During a write operation there must be 18 positive
edges of SCLK between the fall of LOAD and the rise
of LOAD. If there are more or less than 18, the write
operation will not take place. For a write to the
XRD9836 the SDIO pin stays configured as an input
for entire 18 SCLK's before LOAD goes high. The E0
and E1 bits are dummy (unused) bits.
For a read of the XRD9836 internal registers (R/W=1)
the E0 and E1 are used as a transition time for the
SDIO pin going from an input to a output. During this
time SDIO pin is tri-stated. SDIO is an input while se-
rial port accepts the address of the register to be read
and during the E0 and E1 time period transitions to
an output for the read operation.
During a read operation the first 18 positive edges are
used. If there are less than 18, not all of the data will
be output. If there are more than 18, only the first 18
bits will be valid. The data becomes valid after the ris-
ing edge of SCLK.
F
IGURE
15. S
ERIAL
P
ORT
W
RITE
T
IMING
(R/W=0)
A3
A2
A1
A0
A4
D7
D6
D5
D4
D3
D2
D1
D0
D8
D9
R/W
E0
E1
msb
msb
lsb
lsb
LOAD
SCLK
SDIO
Tusp
Tuss
Tusls
Tuslh
Write
Register Address
Dummy
bits
Write Register Data
SDIO
configured
as
Input
Tush
F
IGURE
16. S
ERIAL
P
ORT
R
EAD
T
IMING
(R/W=1)
A3
A2
A1
A0
A4
D7
D6
D5
D4
D3
D2
D1
D0
D8
D9
R/W
E0
E1
msb
msb
lsb
lsb
LOAD
SCLK
SDIO
Tusp
Tuss
Tusdvd
Tusls
Tuslh
Read
Register Address
Dummy
bits
Read Register Data
SDIO
configured
as
Input
Tri-state
Output
Tush
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
18
N
OTE
: Note: Shaded cells represent unused bits
REGISTERS
ADDRESS
D
ATA
BITS
A
4
A
3
A
2
A
1
A
0
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
RED
PGA
0
0
0
0
0
RPGA
[9]
RPGA
[8]
RPGA
[7]
RPGA
[6]
RPGA
[5]
RPGA
[4]
RPGA
[3]
RPGA
[2]
RPGA
[1]
RPGA
[0]
GREEN
PGA
0
0
0
0
1
GPGA
[9]
GPGA
[8]
GPGA
[7]
GPGA
[6]
GPGA
[5]
GPGA
[4]
GPGA
[3]
GPGA
[2]
GPGA
[1]
GPGA
[0]
BLUE
PGA
0
0
0
1
0
BPGA
[9]
BPGA
[8]
BPGA
[7]
BPGA
[6]
BPGA
[5]
BPGA
[4]
BPGA
[3]
BPGA
[2]
BPGA
[1]
BPGA
[0]
RED DYNAMIC
OFFSET
0
0
0
1
1
RDOFF
[9]
RDOFF
[8]
RDOFF
[7]
RDOFF
[6]
RDOFF
[5]
RDOFF
[4]
RDOFF
[3]
RDOFF
[2]
RDOFF
[1]
RDOFF
[0]
GREEN
DYNAMIC
OFFSET
0
0
1
0
0
GDOFF
[9]
GDOFF
[8]
GDOFF
[7]
GDOFF
[6]
GDOFF
[5]
GDOFF
[4]
GDOFF
[3]
GDOFF
[2]
GDOFF
[1]
GDOFF
[0]
BLUE DYNAMIC
OFFSET
0
0
1
0
1
BDOFF
[9]
BDOFF
[8]
BDOFF
[7]
BDOFF
[6]
BDOFF
[5]
BDOFF
[4]
BDOFF
[3]
BDOFF
[2]
BDOFF
[1]
BDOFF
[0]
RED FINE
OFFSET
0
0
1
1
0
RFOFF
[9]
RF0FF
[8]
RFOFF
[7]
RF0FF
[6]
RFOFF
[5]
RFOFF
[4]
RFOFF
[3]
RFOFF
[2]
RFOFF
[1]
RFOFF
[0]
GREEN FINE
OFFSET
0
0
1
1
1
GFOFF
[9]
GF0FF
[8]
GFOFF
[7]
GF0FF
[6]
GFOFF
[5]
GFOFF
[4]
GFOFF
[3]
GFOFF
[2]
GFOFF
[1]
GFOFF
[0]
BLUE FINE
OFFSET
0
1
0
0
0
BFOFF
[9]
BF0FF
[8]
BFOFF
[7]
BF0FF
[6]
BFOFF
[5]
BFOFF
[4]
BFOFF
[3]
BFOFF
[2]
BFOFF
[1]
BFOFF
[0]
APOAM RED
DYNAMIC
OFFSET
0
1
0
0
1
ARDOF
[9]
ARDOF
[8]
ARDOF
[7]
ARDOF
[6]
ARDOF
[5]
ARDOF
[4]
ARDOF
[3]
ARDOF
[2]
ARDOF
[1]
ARDOF
[0]
APOAM GREEN
DYNAMIC
OFFSET
0
1
0
1
0
AGDOF
[9]
AGDOF
[8]
AGDOF
[7]
AGDOF
[6]
AGDOF
[5]
AGDOF
[4]
AGDOF
[3]
AGDOF
[2]
AGDOF
[1]
AGDOF
[0]
APOAM BLUE
DYNAMIC
OFFSET
0
1
0
1
1
ABDOF
[9]
ABDOF
[8]
ABDOF
[7]
ABDOF
[6]
ABDOF
[5]
ABDOF
[4]
ABDOF
[3]
ABDOF
[2]
ABDOF
[1]
ABDOF
[0]
APOAM RED
FINE OFFSET
0
1
1
0
0
ARFOF
[9]
ARFOF
[8]
ARFOF
[7]
ARFOF
[6]
ARFOF
[5]
ARFOF
[4]
ARFOF
[3]
ARFOF
[2]
ARFOF
[1]
ARFOF
[0]
APOAM GREEN
FINE OFFSET
0
1
1
0
1
AGFOF
[9]
AGFOF
[8]
AGFOF
[7]
AGFOF
[6]
AGFOF
[5]
AGFOF
[4]
AGFOF
[3]
AGFOF
[2]
AGFOF
[1]
AGFOF
[0]
APOAM BLUE
FINE OFFSET
0
1
1
1
0
ABFOF
[9]
ABFOF
[8]
ABFOF
[7]
ABFOF
[6]
ABFOF
[5]
ABFOF
[4]
ABFOF
[3]
ABFOF
[2]
ABFOF
[1]
ABFOF
[0]
CNTRL/POL
0
1
1
1
1
ADC
POL
LCLMP
POL
BSAMP
POL
VSAMP
POL
DLP
Disable
PwrDwn
OEB
RESET
DELAY A
1
0
0
0
0
DelayA
[7]
DelayA
[6]
DelayA
[5]
DelayA
[4]
DelayA
[3]
DelayA
[2]
DelayA
[1]
DelayA
[0]
DELAY B
1
0
0
0
1
DelayB
[7]
DelayB
[6]
DelayB
[5]
DelayB
[4]
DelayB
[3]
DelayB
[2]
DelayB
[1]
DelayB
[0]
DELAY C
1
0
0
1
0
DelayC
[7]
DelayC
[6]
DelayC
[5]
DelayC
[4]
DelayC
[3]
DelayC
[2]
DelayC
[1]
DelayC
[0]
DELAY D
1
0
0
1
1
DelayD
[7]
DelayD
[6]
DelayD
[5]
DelayD
[4]
DelayD
[3]
DelayD
[2]
DelayD
[1]
DelayD
[0]
MODE
1
0
1
0
0
NOFS2
TEST
ENABLE
GAIN
SELECT
CCD/CIS
CHAN
[1]
CHAN
[0]
APOAM
GOM
TEST
1
0
1
0
1
do not
change
do not
change
do not
change
do not
change
do not
change
do not
change
do not
change
do not
change
do not
change
do not
change
Table 2:
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
19
Red PGA
Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
RPGA
(00000)
RPGA
[9]
RPGA
[8]
RPGA
[7]
RPGA
[6]
RPGA
[5]
RPGA
[4]
RPGA
[3]
RPGA
[2]
RPGA
[1]
RPGA
[0]
default
0
0
0
0
0
0
0
0
0
0
RPGA[9:0] is used to set the gain of the Programmable Gain Amplifier (PGA) for the red channel.
Code = 0000000000 is minimum gain. Code = 1111111111 is maximum gain.
Green PGA
Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
GPGA
(00001)
GPGA
[9]
GPGA
[8]
GPGA
[7]
GPGA
[6]
GPGA
[5]
GPGA
[4]
GPGA
[3]
GPGA
[2]
GPGA
[1]
GPGA
[0]
default
0
0
0
0
0
0
0
0
0
0
GPGA[9:0] is used to set the gain of the Programmable Gain Amplifier (PGA) for the green channel.
Code = 0000000000 is minimum gain. Code = 1111111111 is maximum gain.
Blue PGA
Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
BPGA
(00010)
BPGA
[9]
BPGA
[8]
BPGA
[7]
BPGA
[6]
BPGA
[5]
BPGA
[4]
BPGA
[3]
BPGA
[2]
BPGA
[1]
BPGA
[0]
default
0
0
0
0
0
0
0
0
0
0
BPGA[9:0] sets the gain of the Programmable Gain Amplifier (PGA) for the blue channel.
Code = 0000000000 is minimum gain. Code = 1111111111 is maximum gain.
Red Dynamic
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
RDOFF
(00011)
RDOFF
[9]
RDOFF
[8]
RDOFF
[7]
RDOFF
[6]
RDOFF
[5]
RDOFF
[4]
RDOFF
[3]
RDOFF
[2]
RDOFF
[1]
RDOFF
[0]
default
0
1
0
1
0
1
0
1
0
1
RDOFF[9:0] sets the course offset level prior to the PGA of the Red channel. Code = 0000000000 is -80mV.
Code =1111111111 is +160mV. Default is Code 0101010101 = 0 mV.
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
20
Green Dynamic
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
GDOFF
(00100)
GDOFF
[9]
GDOFF
[8]
GDOFF
[7]
GDOFF
[6]
GDOFF
[5]
GDOFF
[4]
GDOFF
[3]
GDOFF
[2]
GDOFF
[1]
GDOFF
[0]
default
0
1
0
1
0
1
0
1
0
1
GDOFF[9:0] sets the course offset level prior to the PGA of the Green channel.
Code = 0000000000 is -80mV. Code =1111111111 is +160mV. Default is Code 0101010101 = 0 mV.
Blue Dynamic
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
BDOFF
(00101)
BDOFF
[9]
BDOFF
[8]
BDOFF
[7]
BDOFF
[6]
BDOFF
[5]
BDOFF
[4]
BDOFF
[3]
BDOFF
[2]
BDOFF
[1]
BDOFF
[0]
default
0
1
0
1
0
1
0
1
0
1
BDOFF[9:0] sets the course offset level prior to the PGA of the Blue channel.
Code = 0000000000 is -80mV. Code =1111111111 is +160mV. Default is Code 0101010101 = 0 mV.
Red Fine
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
RFOFF
(00110)
RFOFF
[9]
RF0FF
[8]
RFOFF
[7]
RF0FF
[6]
RFOFF
[5]
RFOFF
[4]
RFOFF
[3]
RFOFF
[2]
RFOFF
[1]
RFOFF
[0]
default
1
0
0
0
0
0
0
0
0
0
RFOFF[9:0] sets the fine offset level after the PGA in the Red channel.
Code = 0000000000 is -128mV. Code =1111111111 is +128mV. Default is Code 1000000000 = 0 mV.
Green Fine
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
GFOFF
(00111)
GFOFF
[9]
GFOFF
[8]
GFOFF
[7]
GFOFF
[6]
GFOFF
[5]
GFOFF
[4]
GFOFF
[3]
GFOFF
[2]
GFOFF
[1]
GFOFF
[0]
default
1
0
0
0
0
0
0
0
0
0
GFOFF[9:0] sets the fine offset level after the PGA in the Green channel.
Code = 0000000000 is -128mV. Code =1111111111 is +128mV. Default is Code 1000000000 = 0 mV.
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
21
Blue Fine
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
BFOFF
(01000)
BF0FF
[9]
BFOFF
[8]
BFOFF
[7]
BF0FF
[6]
BFOFF
[5]
BFOFF
[4]
BFOFF
[3]
BFOFF
[2]
BFOFF
[1]
BFOFF
[0]
default
1
0
0
0
0
0
0
0
0
0
BFOFF[9:0] sets the fine offset level after the PGA in the Blue channel.
Code = 0000000000 is -128mV. Code =1111111111 is +128mV. Default is Code 1000000000 = 0 mV.
APOAM Red
Dynamic Offset
Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
ARDOF
(01001)
ARDOF
[9]
ARDOF
[8]
ARDOF
[7]
ARDOF
[6]
ARDOF
[5]
ARDOF
[4]
ARDOF
[3]
ARDOF
[2]
ARDOF
[1]
ARDOF
[0]
default
0
1
0
1
0
1
0
1
0
1
RDOFF[9:0] sets the course offset level prior to the PGA of the Red channel for even pixels in APOAM Mode.
Code = 0000000000 is -80mV. Code =1111111111 is +160mV. Default is Code 0101010101 = 0 mV.
APOAM Green
Dynamic Offset
Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
AGDOF
(01010)
AGDOF
[9]
AGDOF
[8]
AGDOF
[7]
AGDOF
[6]
AGDOF
[5]
AGDOF
[4]
AGDOF
[3]
AGDOF
[2]
AGDOF
[1]
AGDOF
[0]
default
0
1
0
1
0
1
0
1
0
1
GDOFF[9:0] sets the course offset level prior to the PGA of the Green channel for even pixels in APOAM Mode.
Code = 0000000000 is -80mV. Code =1111111111 is +160mV. Default is Code 0101010101 = 0 mV.
APOAM Blue
Dynamic Offset
Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
ABDOF
(01011)
ABDOF
[9]
ABDOF
[8]
ABDOF
[7]
ABDOF
[6]
ABDOF
[5]
ABDOF
[4]
ABDOF
[3]
ABDOF
[2]
ABDOF
[1]
ABDOF
[0]
default
0
1
0
1
0
1
0
1
0
1
BDOFF[9:0] sets the course offset level prior to the PGA of the Blue channel for even pixels in APOAM Mode.
Code = 0000000000 is -80mV. Code =1111111111 is +160mV. Default is Code 0101010101 = 0 mV.
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
22
APOAM Red Fine
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
ARFOF
(01100)
ARFOF
[9]
ARFOF
[8]
ARFOF
[7]
ARFOF
[6]
ARFOF
[5]
ARFOF
[4]
ARFOF
[3]
ARFOF
[2]
ARFOF
[1]
ARFOF
[0]
default
1
0
0
0
0
0
0
0
0
0
RFOFF[9:0] sets the fine offset level after the PGA of the Red channel for even pixels in APOAM Mode. The offset is
adjusted in 1mV increments. Code = 0000000000 is -128mV. Code =1111111111 is +128mV. Default is Code
1000000000 = 0 mV.
APOAM Green Fine
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
AGFOF
(01101)
AGFOF
[9]
AGFOF
[8]
AGFOF
[7]
AGFOF
[6]
AGFOF
[5]
AGFOF
[4]
AGFOF
[3]
AGFOF
[2]
AGFOF
[1]
AGFOF
[0]
default
1
0
0
0
0
0
0
0
0
0
GFOFF[9:0] sets the fine offset level after the PGA of the Green channel for even pixels in APOAM Mode. The off-
set is adjusted in 1mV increments. Code = 0000000000 is -128mV. Code =1111111111 is +128mV. Default is Code
1000000000 = 0 mV.
APOAM Blue Fine
Offset Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
ABFOF
(01110)
ABFOF
[9]
ABFOF
[8]
ABFOF
[7]
ABFOF
[6]
ABFOF
[5]
ABFOF
[4]
ABFOF
[3]
ABFOF
[2]
ABFOF
[1]
ABFOF
[0]
default
1
0
0
0
0
0
0
0
0
0
BFOFF[9:0] sets the fine offset level after the PGA of the Blue channel for even pixels in APOAM Mode. The offset is
adjusted in 1mV increments. Code = 0000000000 is -128mV. Code =1111111111 is +128mV. Default is Code
1000000000 = 0 mV.
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
23
Control / Polarity
Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
CNTRL / POL
(01111)
ADC
POL
LCLMP
POL
BSAMP
POL
VSAMP
POL
DLP
DISABLE
PWRDWN
OEB
RESET
default
0
0
0
0
0
0
0
0
The CNTRL / POL register is used to program various options including: input timing polarity control, dynamic low
power disable, power down for the chip, output enable, and reset. Reset will reset ALL registers including reset.
All the clock inputs (except the serial interface SCLK) can be programmed to be active high or active low. See the "Tim-
ing" section for more information. ADCpol, LCLMPpol, BSAMPpol, and VSAMPpol set the polarity of ADCLK, LCLMP,
BSAMP, and VSAMP respectively.
ADCpol - Sets the polarity of the ADCLK input. ADCpol = 0, ADCLK low during VSAMP. ADCpol = 0, ADCLK inverted
so that it is high during VSAMP.
LCLMPpol - Sets the polarity of the LCLMP input. LCLMPpol = 0, LCMLP is active high during clamping operation and
odd pixel determined from falling edge.
BSAMPpol - Sets the polarity of the BSAMP input. BSAMPpol = 0, BSAMP is active high. The CCD black level is sam-
ple by the falling edge. BSAMPpol = 1, BSAMP is active low. The CCD black level is sample by the rising edge.
VSAMPpol - Sets the polarity of the VSAMP input. VSAMPpol = 0, VSAMP is active high. The CCD video level is sam-
ple by the falling edge. VSAMPpol = 1, VSAMP is active low. The CCD video level is sample by the rising edge.
DLP DISABLE (ADC Dynamic Low Power Disable)
PWRDWN - Puts the XRD9836 into power down state. PWRDWN = 0, normal operation. PWRDWN = 1, low power
state.
OEB - Enables the ADCDO bus. OEB = 0, data valid on ADCDO bus. OEB = 1, ADCDO bus high impedance.
RESET - Will reset the XRD9836 to default (power up) conditions. RESET = 0, normal operation. RESET = 1, all inter-
nal registers set to default values and clears itself after ~ 10ns.
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
24
Delay
Registers
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DelayA
(10000)
DelayA
[7]
DelayA
[6]
DelayA
[5]
DelayA
[4]
DelayA
[3]
DelayA
[2]
DelayA
[1]
DelayA
[0]
default
1
0
0
0
0
0
0
0
DelayB
(10001)
DelayB
[7]
DelayB
[6]
DelayB
[5]
DelayB
[4]
DelayB
[3]
DelayB
[2]
DelayB
[1]
DelayB
[0]
default
0
0
0
0
0
0
0
0
DelayC
(10010)
DelayC
[7]
DelayC
[6]
DelayC
[5]
DelayC
[4]
DelayC
[3]
DelayC
[2]
DelayC
[1]
DelayC
[0]
default
0
0
0
0
0
0
0
0
DelayD
(10011)
DelayD
[7]
DelayD
[6]
DelayD
[5]
DelayD
[4]
DelayD
[3]
DelayD
[2]
DelayD
[1]
DelayD
[0]
default
0
0
0
0
0
0
0
0
DelayA[7:4] - Controls the OGI_DLY. These bits are used to program the timing delay of the ADCLK used to sample the
Offset-Gain-Inputs (OGI). Code 0000 is delay of 0ns, and code 1111 is 15ns. Default is 1000 = 7 ns. OGI_DLY should
be larger than VSAMP_OGI_DLY.
DelayA[3:0] - Controls the ADCO_DLY. These bits are used to program the timing delay of ADCO outputs in relation to
ADCLK. Code 0000 is delay of 0ns, and code 1111 is 15ns. Default is 0000 = 0ns. This is used to adjust setup and hold
times of the output, for the ASIC chip.
DelayB[7:4] - Controls the BSAMP_LEADING_EDGE_DLY. These bits set the delay for the leading edge of the internal
BSAMP pulse. Code 0000 is no delay. The delay increases by 0.5 ns per step to a total of 7.5 ns. Default is 0000 = 0ns.
DelayB[3:0] - Controls the BSAMP_TRAILING_EDGE_DLY. These bits set the delay for the trailing edge of the internal
BSAMP pulse. Code 0000 is no delay. The delay increases by 0.5 ns per step to a total of 7.5 ns. Default is 0000 = 0ns.
DelayC[7:4] - Controls the VSAMP_LEADING_EDGE_DLY. These bits set the delay for the leading edge of the internal
VSAMP pulse. Code 0000 is no delay. The delay increases by 0.5 ns per step to a total of 7.5 ns. Default is 0000 = 0ns.
DelayC[3:0] - Controls the VSAMP_TRAILING_EDGE_DLY. These bits set the delay for the trailing edge of the internal
VSAMP pulse. Code 0000 is no delay. The delay increases by 0.5 ns per step to a total of 7.5 ns. Default is 0000 = 0ns.
DelayD[7:4] - Controls the VSAMP_OGI_DLY. These bits set the delay for the internal VSAMP that is used to transfer
the OGI register data to the PGA & OFFSET control registers.
DelayD[3:0] - Controls the ADC_DLY. These bits set the delay of the internal clock used for ADC operation. Code 0000
is no delay. The delay increases by 0.5 ns per step to a total of 7.5 ns. Default is 0000 = 0ns.
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
25
Mode
Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
MODES of operation
(10100)
NOFS2
TEST
ENABLE
GAIN
SELECT
CCD/CIS
CHAN
[1]
CHAN
[0]
APOAM
GOM
default
0
0
0
0
0
0
0
1
NOFS2 - No full scale divided by 2.
Test Enable - Do not modify.
Gain Select - Gain range is 1-10 for Gain Select = 0, and 2-20 for Gain Select = 1.
CCD mode is selected if CCD/CIS is 0, CIS mode is selected if CCD/CIS is 1.
Three channel is selected if CHAN[1] = 0 and CHAN[0] = 0.
One channel red is selected if CHAN[1] = 0 and CHAN[0] = 1.
One channel green is selected if CHAN[1] = 1 and CHAN[0] = 0.
One channel blue is selected if CHAN[1] = 1 and CHAN[0] = 1.
The Alternate Pixel Adjust Mode is selected by setting APOAM to 1. It is used only in Fixed Gain mode i.e. with GOM=0.
The GOM (gain offset mode) bit is used to select either Fixed Gain Offset Mode (GOM=0) or Pixel by Pixel
Gain Offset Mode (GOM=1).
TEST
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
TEST
(10101)
default
0
0
0
0
0
0
0
0
0
0
Test register used for factory test only. Do not modify
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
26
TIMING DIAGRAMS
F
IGURE
17. 3-C
HANNEL
CDS M
ODE
(A
LL
P
OLARITY
BITS
=0)
ADCLK
Clamp
CCDIN
BSAMP
VSAMP
tpwv
tstl
tcr3
tbvf
tvbf
tvfcr
taclk3
taclk3
tcp3
tap
tpwb
X
X
tap
LCLMP
(Internal to XRD9836)
F
IGURE
18. 1-C
HANNEL
CDS M
ODE
(A
LL
P
OLARITY
BITS
=0)
(Internal to XRD9836)
Clamp
CCDIN
ADCLK
BSAMP
VSAMP
taclk1
tcp1
tvfcr
tstl
tpwb
tpwv
tcr1
tvbf
tbvf
tap
tbfcr
taclk1
tap
LCLMP
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
27
F
IGURE
19. 3-C
HANNEL
CIS M
ODE
(A
LL
P
OLARITY
BITS
= 0, CCD/CIS
BIT
= 1)
CIS
A D C L K
V S A M P
taclk3
tcp3
tcr3
tpwv
tstl
tvfcr
tap
taclk3
F
IGURE
20. 1-C
HANNEL
CIS M
ODE
(A
LL
P
OLARITY
BITS
= 0, CCD/CIS
BIT
= 1)
CIS
ADCCLK
VSAMP
taclk1
taclk1
tcp1
tstl
tpwv
tcr1
tvfcr
tap
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
28
F
IGURE
21. 3-C
HANNEL
L
ATENCY
FOR
P
ARALLEL
ADCDO (O
UTPUT
D
ATA
B
US
) & OGI (I
NPUT
B
US
)
CCDOUT
(Parallel RGB)
VSAMP
BSAMP
ADC Samples Green
ADC Samples Red
ADC Samples Blue
CDS samples Red, Green, and
Blue
Pixel
(n)
Pixel
(n+1)
Pixel
(n+2)
Pixel
(n+3)
Pixel
(n+4)
(9 ADCLK Latency)
R
e
d
P
i
x
e
l
(
n
)
G
r
n
P
i
x
e
l
(
n
)
B
l
u
P
i
x
e
l
(
n
)
R
e
d
P
i
x
e
l
(
n
+
1
)
G
r
n
P
i
x
e
l
(
n
+
1
)
ADCDO
8-bit parallel
R
D
H
R
D
L
G
D
L
B
D
L
G
D
H
B
D
H
IE
Tev
OGI 10bit
parallel
O
f
f
G
a
i
n
O
f
f
G
a
i
n
O
f
f
G
a
i
n
R
E
D
R
E
D
G
R
N
G
R
N
B
L
U
B
L
U
Pixel (n)
GAIN & OFFSET
Tva
Todih
Tadcdo
ADCLK
Pixel
(n-1)
B
l
u
P
i
x
e
l
(
n
-
1
)
Pixel
(n+5)
tlat
F
IGURE
22. 1-C
HANNEL
L
ATENCY
FOR
P
ARALLEL
ADCDO (O
UTPUT
D
ATA
B
US
) & OGI (I
NPUT
B
US
)
CCDOUT
(Parallel RGB)
VSAMP
BSAMP
CDS samples input
Pixel
(n)
Pixel
(n+1)
Pixel
(n+2)
Pixel
(n+3)
ADCDO
8-bit parallel
Pixel
(n-1)
IE
Tev
OGI 10bit
parallel
Tva
Togih
Tadcdo
ADCLK
DH(n)
DL(n)
DL(n-1)
DH(n-1)
Pixel
(n+4)
Pixel
(n+5)
Pixel
(n+6)
Pixel
(n+7)
Pixel
(n+8)
Pixel
(n+9)
Pixel
(n+10)
Pixel (n)
MSB's
LSB's
Pixel (n-1)
MSB's
LSB's
Gain
(n)
Offset
(n)
Gain
(n+1)
Offset
(n+1)
Gain
(n+2)
Offset
(n+2)
Gain
(n+3)
Offset
(n+3)
Gain
(n+4)
Offset
(n+4)
Gain
(n+5)
Offset
(n+5)
Gain
(n+6)
Offset
(n+6)
Gain
(n+7)
Offset
(n+7)
Gain
(n+8)
Offset
(n+8)
Gain
(n+9)
Offset
(n+9)
Gain
(n+10)
Offset
(n+10)
Gain
(n+11)
Offset
(n+11)
(9 ADCLK Latency)
tlat
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
29
APPLICATION NOTES AND SCHEMAT-
ICS
See Figure 23 for a typical CCD application hookup.
The diagram shows an interface to a standard 3
channel output CCD. Both the ADC Output and OGI
Control are parallel interfaces to the system ASIC
controller. The timing inputs are provided by the sys-
tem ASIC or timing generator (TG). The serial port
control is typically sourced from a micro processor or
the system ASIC.
It is recommended that all AGND, DGND and OGND
pins, be connected to the analog ground plane under
the XRD9836. All VDD's should be supplied from a
low noise, well filtered regulator which derives the
power supply voltage from the CCD power supply. All
of the AVDD pins are analog power supplies and
should be decoupled locally to the nearest ground pin
with at 0.1uF, high frequency capacitor. The DVDD
and OVDD power pins should be locally decoupled to
the nearest ground pin also. DVDD and OVDD should
be connected to the same power supply network as
the digital ASCI which receives data from the
XRD9836.
The XRD9836 has an input range limitation of 1V
maximum for a CCD input. If the maximum CCD out-
put signal swing is greater than 1V, a resisitive divider
network on the inputs can be used to reduce the CCD
output to meet the 1V input max requirement of the
XRD9836 inputs. See Figure 24 for a typical imple-
mentation of a resistor divider. Each input channel will
require a matching divider network.
F
IGURE
23. T
YPICAL
CCD A
PPLICATION
D
IAGRAM
FOR
THE
XRD9836
RED+
RED-
GRN+
GRN-
BLU+
BLU-
REXT
10K
ADCCLKK
VSAMP
BSAMP
LCLMP
LOAD
SCLK
SDIO
CCD
15V
A
G
N
D
A
G
N
D
A
G
N
D
D
G
N
D
O
G
N
D
O
G
N
D
A
V
D
D
A
V
D
D
A
V
D
D
D
V
D
D
O
V
D
D
O
V
D
D
VDD3A VDD3D
TG
(timing generator)
ASIC
ADCO0
ADCO1
ADCO2
ADCO3
ADCO4
ADCO5
ADCO6
ADCO7
ADC
OUTPUT
BUS
OGI9
OGI8
OGI7
OGI6
OGI5
OGI4
OGI3
OGI2
OGI1
OGI0
IE
ASIC
OGI
CONTROL
9836
0.1uf
1uf
It is recommended that each
power pin be decoupled to
ground with capacitors placed
as close to power pin as
possible.
1nf
1nf
1nf
1nf
1nf
1nf
CAPP
CAPN
CMREF
2.2uf
0.1uf
2.2uf
0.1uf
2.2uf
0.1uf
2.2uf
0.1uf
F
IGURE
24. I
NPUT
R
ESISTIVE
D
IVIDER
N
ETWORK
1nf
CCD
15V
XRD9836
RED+
RED -
1nf
C1
C2
R1
R2
V
sig
V
in
V
sig
V
in
=
(R1/(R1+R2))
XRD9836
xr
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
30
F
IGURE
25. XRD9836 T
YPICAL
IDD
VS
T
EMPERTURE
Supply Current vs. Temperature
75
85
95
105
115
-5
5
15
25
35
45
55
65
75
Temperature(C)
Idd(mA)
VDD = 3.3V
Fs = 30MHz
3-Channel Mode
F
IGURE
26. T
YPICAL
XRD9836 DNL
FOR
RED C
HANNEL
IN
3-CH
MODE
9836 System DNL
-1.5
-1
-0.5
0
0.5
1
1.5
2
0
8192
16384
24576
32768
40960
49152
57344
65536
Code
Dnl (lsb)
xr
xr
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
31
PACKAGE DRAWING:
xr
xr
XRD9836
16BIT PIXEL GAIN AFE
1.0.0
8/15/03
32
NOTICE
EXAR Corporation reserves the right to make changes to the products contained in this publication in order
to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of
any circuits described herein, conveys no license under any patent or other right, and makes no represen-
tation that the circuits are free of patent infringement. Charts and schedules contained here in are only for
illustration purposes and may vary depending upon a user's specific application. While the information in
this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.
EXAR Corporation does not recommend the use of any of its products in life support applications where
the failure or malfunction of the product can reasonably be expected to cause failure of the life support sys-
tem or to significantly affect its safety or effectiveness. Products are not authorized for use in such applica-
tions unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury
or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corpo-
ration is adequately protected under the circumstances.
Copyright 2003 EXAR Corporation
Datasheet June 2003.
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.
PDF 
ZIP