2002 Fairchild Semiconductor Corporation
DS005953
www.fairchildsemi.com
October 1987
Revised March 2002
CD402
0BC
CD404
0BC
CD406
0BC
14-
Stage Rippl
e Carry
Bi
nary Counter
s
12-
Stage Rippl
e C
a
rry Bina
ry
Coun
ters
14-St
age R
i
ppl
e
Car
r
y Binar
y
Count
ers
CD4020BC CD4040BC CD4060BC
14-Stage Ripple Carry Binary Counters
12-Stage Ripple Carry Binary Counters
14-Stage Ripple Carry Binary Counters
General Description
The CD4020BC, CD4060BC are 14-stage ripple carry
binary counters, and the CD4040BC is a 12-stage ripple
carry binary counter. The counters are advanced one count
on the negative transition of each clock pulse. The
counters are reset to the zero state by a logical "1" at the
reset input independent of clock.
Features
s
Wide supply voltage range:
3.0V to 15V
s
High noise immunity:
0.45 V
DD
(typ.)
s
Low power TTL compatibility:
Fan out of 2 driving 74L
or 1 driving 74LS
s
Medium speed operation:
8 MHz typ. at V
DD
=
10V
s
Schmitt trigger clock input
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Connection Diagrams
Pin Assignments for DIP and SOIC
CD4020BC
Top View
Pin Assignments for DIP, SOIC and SOP
CD4040BC
Top View
Order Number
Package Number
Package Description
CD4020BCM
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4020BCN
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4040BCM
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4040BCSJ
M16D
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4040BCN
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4060BCM
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4060BCN
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
www.fairchildsemi.com
4
C
D
40
20BC
C
D
40
40BC
C
D
40
60BC
Absolute Maximum Ratings
(Note 1)
(Note 2)
Recommended Operating
Conditions
Note 1: "Absolute Maximum Ratings" are those values beyond which the
safety of the device cannot be guaranteed. They are not meant to imply
that the devices should be operated at these limits. The tables of "Recom-
mended Operating Conditions" and "Electrical Characteristics" provide con-
ditions for actual device operation.
Note 2: V
SS
=
0V unless otherwise specified.
DC Electrical Characteristics
(Note 2)
Note 3: Data does not apply to oscillator points
0
and
0
of CD4060BC. I
OH
and I
OL
are tested one output at a time.
Supply Voltage (V
DD
)
-
0.5V to
+
18V
Input Voltage (V
IN
)
-
0.5V to V
DD
+
0.5V
Storage Temperature Range (T
S
)
-
65
C to
+
150
C
Package Dissipation (P
D
)
Dual-In-Line
700 mW
Small Outline
500 mW
Lead Temperature (T
L
)
(Soldering, 10 seconds)
260
C
Supply Voltage (V
DD
)
+
3V to
+
15V
Input Voltage (V
IN
)
0V to V
DD
Operating Temperature Range (T
A
)
-
55
C to
+
125
C
Symbol
Parameter
Conditions
-
55
C
+
25
C
+
125
C
Units
Min
Max
Min
Typ
Max
Min
Max
I
DD
Quiescent Device Current
V
DD
=
5V, V
IN
=
V
DD
or V
SS
5
5
150
A
V
DD
=
10V, V
IN
=
V
DD
or V
SS
10
10
300
V
DD
=
15V, V
IN
=
V
DD
or V
SS
20
20
600
V
OL
LOW Level Output Voltage
V
DD
=
5V
0.05
0
0.05
0.05
V
V
DD
=
10V
0.05
0
0.05
0.05
V
DD
=
15V
0.05
0
0.05
0.05
V
OH
HIGH Level Output Voltage
V
DD
=
5V
4.95
4.95
5
4.95
V
V
DD
=
10V
9.95
9.95
10
9.95
V
DD
=
15V
14.95
14.95
15
14.95
V
IL
LOW Level Input Voltage
V
DD
=
5V, V
O
=
0.5V or 4.5V
1.5
2
1.5
1.5
V
V
DD
=
10V, V
O
=
1.0V or 9.0V
3.0
4
3.0
3.0
V
DD
=
15V, V
O
=
1.5V or 13.5V
4.0
6
4.0
4.0
V
IH
HIGH Level Input Voltage
V
DD
=
5V, V
O
=
0.5V or 4.5V
3.5
3.5
3
3.5
V
V
DD
=
10V, V
O
=
1.0V or 9.0V
7.0
7.0
6
7.0
V
DD
=
15V, V
O
=
1.5V or 13.5V
11.0
11.0
9
11.0
I
OL
LOW Level Output Current
V
DD
=
5V, V
O
=
0.4V
0.64
0.51
0.88
0.36
mA
(Note 3)
V
DD
=
10V, V
O
=
0.5V
1.6
1.3
2.25
0.9
V
DD
=
15V, V
O
=
1.5V
4.2
3.4
8.8
2.4
I
OH
HIGH Level Output Current
V
DD
=
5V, V
O
=
4.6V
-
0.64
-
0.51
-
0.88
-
0.36
mA
(Note 3)
V
DD
=
10V, V
O
=
9.5V
-
1.6
-
1.3
-
2.25
-
0.9
V
DD
=
15V, V
O
=
13.5V
-
4.2
-
3.4
-
8.8
-
2.4
I
IN
Input Current
V
DD
=
15V, V
IN
=
0V
-
0.1
-
10
-
5
-
0.1
-
1.0
A
V
DD
=
15V, V
IN
=
15V
0.1
10
-
5
0.1
1.0
5
www.fairchildsemi.com
CD402
0BC
CD404
0BC
CD406
0BC
AC Electrical Characteristics
(Note 4)
CD4020BC, CD4040BC T
A
=
25
C, C
L
=
50 pF, R
L
=
200k, t
r
=
t
f
=
20 ns, unless otherwise noted
Note 4: AC Parameters are guaranteed by DC correlated testing.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
t
PHL1
, t
PLH1
Propagation Delay Time to Q
1
V
DD
=
5V
250
550
ns
V
DD
=
10V
100
210
V
DD
=
15V
75
150
t
PHL
, t
PLH
Interstage Propagation Delay Time
V
DD
=
5V
150
330
ns
from Q
n
to Q
n
+
1
V
DD
=
10V
60
125
V
DD
=
15V
45
90
t
THL
, t
TLH
Transition Time
V
DD
=
5V
100
200
ns
V
DD
=
10V
50
100
V
DD
=
15V
40
80
t
WL
, t
WH
Minimum Clock Pulse Width
V
DD
=
5V
125
335
ns
V
DD
=
10V
50
125
V
DD
=
15V
40
100
t
rCL
, t
fCL
Maximum Clock Rise and Fall Time
V
DD
=
5V
No Limit
ns
V
DD
=
10V
No Limit
V
DD
=
15V
No Limit
f
CL
Maximum Clock Frequency
V
DD
=
5V
1.5
4
MHz
V
DD
=
10V
4
10
V
DD
=
15V
5
12
t
PHL(R)
Reset Propagation Delay
V
DD
=
5V
200
450
ns
V
DD
=
10V
100
210
V
DD
=
15V
80
170
t
WH(R)
Minimum Reset Pulse Width
V
DD
=
5V
200
450
ns
V
DD
=
10V
100
210
V
DD
=
15V
80
170
C
IN
Average Input Capacitance
Any Input
5
7.5
pF
C
PD
Power Dissipation Capacitance
50
pF
PDF 
ZIP
