ChipFind - документация

Электронный компонент: FQPF65N06

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
May 2001
QFET
TM
FQ
PF
65
N
0
6
2001 Fairchild Semiconductor Corporation
Rev. A1. May 2001
FQPF65N06
60V N-Channel MOSFET
General Description
These N-Channel enhancement mode power field effect
transistors are produced using Fairchild's proprietary,
planar stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pulse in the
avalanche and commutation mode. These devices are well
suited for low voltage applications such as automotive, DC/
DC converters, and high efficiency switching for power
management in portable and battery operated products.
Features
40A, 60V, R
DS(on)
= 0.016
@ V
GS
= 10 V
Low gate charge ( typical 48 nC)
Low Crss ( typical 100 pF)
Fast switching
100% avalanche tested
Improved dv/dt capability
175
C maximum junction temperature rating
Absolute Maximum Ratings
T
C
= 25C unless otherwise noted
Thermal Characteristics
Symbol
Parameter
FQPF65N06
Units
V
DSS
Drain-Source Voltage
60
V
I
D
Drain Current
- Continuous (T
C
= 25C)
40
A
- Continuous (T
C
= 100C)
28.3
A
I
DM
Drain Current
- Pulsed
(Note 1)
160
A
V
GSS
Gate-Source Voltage
25
V
E
AS
Single Pulsed Avalanche Energy
(Note 2)
645
mJ
I
AR
Avalanche Current
(Note 1)
40
A
E
AR
Repetitive Avalanche Energy
(Note 1)
5.6
mJ
dv/dt
Peak Diode Recovery dv/dt
(Note 3)
7.0
V/ns
P
D
Power Dissipation (T
C
= 25C)
56
W
- Derate above 25C
0.37
W/C
T
J
, T
STG
Operating and Storage Temperature Range
-55 to +175
C
T
L
Maximum lead temperature for soldering purposes,
1/8
"
from case for 5 seconds
300
C
Symbol
Parameter
Typ
Max
Units
R
JC
Thermal Resistance, Junction-to-Case
--
2.66
C
/
W
R
JA
Thermal Resistance, Junction-to-Ambient
--
62.5
C
/
W
! "
!
!
!
"
"
"
! "
!
!
!
"
"
"
S
D
G
TO-220F
FQPF Series
G
S
D
background image
FQ
PF
65
N
0
6
Rev. A1. May 2001
2001 Fairchild Semiconductor Corporation
Electrical Characteristics
T
C
= 25C unless otherwise noted
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 470
H, I
AS
= 40A, V
DD
= 25V, R
G
= 25
,
Starting T
J
= 25C
3. I
SD
65A, di/dt
300A/
s, V
DD
BV
DSS,
Starting T
J
= 25C
4. Pulse Test : Pulse width
300
s, Duty cycle
2%
5. Essentially independent of operating temperature
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
Off Characteristics
BV
DSS
Drain-Source Breakdown Voltage
V
GS
= 0 V, I
D
= 250
A
60
--
--
V
BV
DSS
/
T
J
Breakdown Voltage Temperature
Coefficient
I
D
= 250
A, Referenced to 25C
--
0.07
--
V/C
I
DSS
Zero Gate Voltage Drain Current
V
DS
= 60 V, V
GS
= 0 V
--
--
1
A
V
DS
= 48 V, T
C
= 150C
--
--
10
A
I
GSSF
Gate-Body Leakage Current, Forward
V
GS
= 25 V, V
DS
= 0 V
--
--
100
nA
I
GSSR
Gate-Body Leakage Current, Reverse
V
GS
= -25 V, V
DS
= 0 V
--
--
-100
nA
On Characteristics
V
GS(th)
Gate Threshold Voltage
V
DS
= V
GS
, I
D
= 250
A
2.0
--
4.0
V
R
DS(on)
Static Drain-Source
On-Resistance
V
GS
= 10 V, I
D
= 20 A
--
0.0125
0.016
g
FS
Forward Transconductance
V
DS
= 25 V, I
D
= 20 A
--
40
--
S
Dynamic Characteristics
C
iss
Input Capacitance
V
DS
= 25 V, V
GS
= 0 V,
f = 1.0 MHz
--
1850
2410
pF
C
oss
Output Capacitance
--
700
910
pF
C
rss
Reverse Transfer Capacitance
--
100
130
pF
Switching Characteristics
t
d(on)
Turn-On Delay Time
V
DD
= 30 V, I
D
= 32.5 A,
R
G
= 25
--
20
50
ns
t
r
Turn-On Rise Time
--
160
330
ns
t
d(off)
Turn-Off Delay Time
--
90
190
ns
t
f
Turn-Off Fall Time
--
105
220
ns
Q
g
Total Gate Charge
V
DS
= 48 V, I
D
= 65 A,
V
GS
= 10 V
--
48
65
nC
Q
gs
Gate-Source Charge
--
12
--
nC
Q
gd
Gate-Drain Charge
--
19.5
--
nC
Drain-Source Diode Characteristics and Maximum Ratings
I
S
Maximum Continuous Drain-Source Diode Forward Current
--
--
40
A
I
SM
Maximum Pulsed Drain-Source Diode Forward Current
--
--
160
A
V
SD
Drain-Source Diode Forward Voltage
V
GS
= 0 V, I
S
= 40 A
--
--
1.5
V
t
rr
Reverse Recovery Time
V
GS
= 0 V, I
S
= 65 A,
dI
F
/ dt = 100 A/
s
--
62
--
ns
Q
rr
Reverse Recovery Charge
--
110
--
nC
(Note 4)
(Note 4, 5)
(Note 4, 5)
(Note 4)
background image
FQ
PF
65
N
0
6
2001 Fairchild Semiconductor Corporation
Rev. A1. May 2001
0
10
20
30
40
50
0
2
4
6
8
10
12
V
DS
= 30V
V
DS
= 48V
Note : I
D
= 65A
V
GS
,
Gat
e
-
S
our
c
e V
o
l
t
age
[
V
]
Q
G
, Total Gate Charge [nC]
10
-1
10
0
10
1
0
1000
2000
3000
4000
5000
C
iss
= C
gs
+ C
gd
(C
ds
= shorted)
C
oss
= C
ds
+ C
gd
C
rss
= C
gd
Notes :
1. V
GS
= 0 V
2. f = 1 MHz
C
rss
C
oss
C
iss
C
a
pac
i
t
an
c
e
[
p
F]
V
DS
, Drain-Source Voltage [V]
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
10
0
10
1
10
2
175
Notes :
1. V
GS
= 0V
2. 250
s Pulse Test
25
I
DR
,
R
e
v
e
r
s
e D
r
ai
n
C
u
r
r
ent

[
A
]
V
SD
, Source-Drain voltage [V]
0
50
100
150
200
250
300
0
5
10
15
20
25
30
V
GS
= 20V
V
GS
= 10V
Note : T
J
= 25
R
DS
(O
N)
[m
],
Dr
ai
n-
Sour
c
e
O
n
-Res
i
s
t
a
nc
e
I
D
, Drain Current [A]
2
4
6
8
10
10
0
10
1
10
2
175
25
-55
Notes :
1. V
DS
= 25V
2. 250
s Pulse Test
I
D
,
D
r
ai
n C
u
r
r
ent
[
A
]
V
GS
, Gate-Source Voltage [V]
10
-1
10
0
10
1
10
0
10
1
10
2
V
GS
Top : 15.0 V
10.0 V
8.0 V
7.0 V
6.0 V
5.5 V
5.0 V
Bottom : 4.5 V
Notes :
1. 250
s Pulse Test
2. T
C
= 25
I
D
,
D
r
ai
n C
u
r
r
en
t
[
A
]
V
DS
, Drain-Source Voltage [V]
Typical Characteristics
Figure 5. Capacitance Characteristics
Figure 6. Gate Charge Characteristics
Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage
Figure 4. Body Diode Forward Voltage
Variation vs. Source Current and
Temperature
Figure 2. Transfer Characteristics
Figure 1. On-Region Characteristics
background image
FQ
PF
65
N
0
6
2001 Fairchild Semiconductor Corporation
Rev. A1. May 2001
1 0
- 5
1 0
- 4
1 0
- 3
1 0
- 2
1 0
- 1
1 0
0
1 0
1
1 0
- 2
1 0
- 1
1 0
0
N o t e s :
1 . Z
J C
( t ) = 2 . 6 6
/W M a x .
2 . D u t y F a c t o r , D = t
1
/t
2
3 . T
J M
- T
C
= P
D M
* Z
J C
( t )
s i n g l e p u l s e
D = 0 . 5
0 . 0 2
0 . 2
0 . 0 5
0 . 1
0 . 0 1
Z
JC
(
t
)
,
T
her
m
a
l
R
e
s
pons
e
t
1
, S q u a r e W a v e P u l s e D u r a t i o n [ s e c ]
25
50
75
100
125
150
175
0
10
20
30
40
50
I
D
,
Dr
ai
n Cu
r
r
e
n
t

[
A
]
T
C
, Case Temperature [
]
10
-1
10
0
10
1
10
2
10
-1
10
0
10
1
10
2
10
3
100 ms
DC
10 ms
1 ms
100
s
Operation in This Area
is Limited by R
DS(on)
Notes :
1. T
C
= 25
o
C
2. T
J
= 175
o
C
3. Single Pulse
I
D
,
Dr
a
i
n Cur
r
ent

[
A
]
V
DS
, Drain-Source Voltage [V]
-100
-50
0
50
100
150
200
0.0
0.5
1.0
1.5
2.0
2.5
Notes :
1. V
GS
= 10 V
2. I
D
= 32.5 A
R
DS
(
O
N)
,
(
N
or
m
a
l
i
ze
d)
D
r
ai
n-
Sou
r
c
e
O
n
-
R
es
i
s
t
a
n
c
e
T
J
, Junction Temperature [
o
C]
-100
-50
0
50
100
150
200
0.8
0.9
1.0
1.1
1.2
Notes :
1. V
GS
= 0 V
2. I
D
= 250
A
BV
DS
S
,
(
N
or
m
a
l
i
z
ed
)
D
r
ai
n-
S
our
c
e
B
r
eak
do
w
n
V
o
l
t
age
T
J
, Junction Temperature [
o
C]
Typical Characteristics
(Continued)
Figure 9. Maximum Safe Operating Area
Figure 10. Maximum Drain Current
vs. Case Temperature
Figure 7. Breakdown Voltage Variation
vs. Temperature
Figure 8. On-Resistance Variation
vs. Temperature
Figure 11. Transient Thermal Response Curve
t
1
P
DM
t
2
background image
FQ
PF
65
N
0
6
2001 Fairchild Semiconductor Corporation
Rev. A1. May 2001
Gate Charge Test Circuit & Waveform
Resistive Switching Test Circuit & Waveforms
Unclamped Inductive Switching Test Circuit & Waveforms
Charge
V
GS
10V
Q
g
Q
gs
Q
gd
3mA
V
GS
DUT
V
DS
300nF
50K
200nF
12V
Same Type
as DUT
Charge
V
GS
10V
Q
g
Q
gs
Q
gd
3mA
V
GS
DUT
V
DS
300nF
50K
200nF
12V
Same Type
as DUT
V
GS
V
DS
10%
90%
t
d(on)
t
r
t
on
t
off
t
d(off)
t
f
V
DD
10V
V
DS
R
L
DUT
R
G
V
GS
V
GS
V
DS
10%
90%
t
d(on)
t
r
t
on
t
off
t
d(off)
t
f
V
DD
10V
V
DS
R
L
DUT
R
G
V
GS
E
AS
=
L I
AS
2
----
2
1
--------------------
BV
DSS
- V
DD
BV
DSS
V
DD
V
DS
BV
DSS
t
p
V
DD
I
AS
V
DS
(t)
I
D
(t)
Time
10V
DUT
R
G
L
I
D
t
p
E
AS
=
L I
AS
2
----
2
1
E
AS
=
L I
AS
2
----
2
1
----
2
1
--------------------
BV
DSS
- V
DD
BV
DSS
V
DD
V
DS
BV
DSS
t
p
V
DD
I
AS
V
DS
(t)
I
D
(t)
Time
10V
DUT
R
G
L
L
I
D
I
D
t
p