www.docs.chipfind.ru
2002 Fairchild Semiconductor Corporation
DS500702
www.fairchildsemi.com
October 2001
Revised February 2002
FST1
6862 20-Bi
t Bus
Swi
t
ch
FST16862
20-Bit Bus Switch
General Description
The Fairchild Switch FST16862 provides 20-bits of high-
speed CMOS TTL-compatible bus switching. The low On
Resistance of the switch allows inputs to be connected to
outputs without adding propagation delay or generating
additional ground bounce noise.
The device is organized as a 20-bit bus switch. When OE
X
is LOW, the switch is ON and Port A is connected to Port B.
When OE
X
is HIGH, a high impedance state exists
between the A and B Ports.
Features
I
4
switch connection between two ports.
I
Minimal propagation delay through the switch.
I
Low l
CC
.
I
Zero bounce in flow-through mode.
I
Control inputs compatible with TTL level.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Logic Diagram
Order Number
Package
Number
Package Description
FST16862QSP
MQA48A
(Preliminary)
48-Lead Quarter Size Very Small Outline Package (QVSOP), JEDEC MO-154, 0.150" Wide
FST16862MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
www.fairchildsemi.com
2
FST16862
Connection Diagram
Truth Table
Pin Descriptions
Inputs
Inputs/Outputs
OE
x
A, B
L
A
=
B
H
Z
Pin Name
Description
OE
x
Bus Switch Enables
A
Bus A
B
Bus B
3
www.fairchildsemi.com
FST1
6862
Absolute Maximum Ratings
(Note 1)
Recommended Operating
Conditions
(Note 4)
Note 1: The "Absolute Maximum Ratings" are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum rating.
The "Recommended Operating Conditions" table will define the conditions
for actual device operation.
Note 2: V
S
is the voltage observed/applied at either the A or B Ports across
the switch.
Note 3: The input and output negative voltage ratings may be exceeded if
the input and output diode current ratings are observed.
Note 4: Unused control inputs must be held HIGH or LOW. They may not
float.
DC Electrical Characteristics
Note 5: Typical values are at V
CC
=
5.0V and T
A
=
+
25
C
Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the
voltages on the two (A or B) pins.
Note 7: Per TTL driven input, control pins only.
Supply Voltage (V
CC
)
0.5V to
+
7.0V
DC Switch Voltage (V
S
) (Note 2)
-
0.5V to
+
7.0V
DC Input Voltage (V
IN
) (Note 3)
-
0.5V to
+
7.0V
DC Input Diode Current (l
IK
) V
IN
<
0V
-
50 mA
DC Output (I
OUT
) Current
128 mA
DC V
CC
/GND Current (I
CC
/I
GND
)
100 mA
Storage Temperature Range (T
STG
)
-
65
C to
+
150
C
Power Supply Operating (V
CC)
4.0V to 5.5V
Input Voltage (V
IN
)
0V to 5.5V
Output Voltage (V
OUT
)
0V to 5.5V
Input Rise and Fall Time (t
r
, t
f
)
Switch Control Input
0 ns/V to 5 ns/V
Switch I/O
0 ns/V to DC
Free Air Operating Temperature (T
A
)
-40
C to
+
85
C
Symbol
Parameter
V
CC
(V)
T
A
=
-
40
C to
+
85
C
Units
Conditions
Min
Typ
(Note 5)
Max
V
IK
Clamp Diode Voltage
4.5
-
1.2
V
I
IN
=
-
18 mA
V
IH
HIGH Level Input Voltage
4.0 - 5.5
2.0
V
V
IL
LOW Level Input Voltage
4.0 - 5.5
0.8
V
I
I
Input Leakage Current
5.5
1.0
A
0
V
IN
5.5V
0
1.0
A
V
IN
=
5.5V
I
OZ
OFF-STATE Leakage Current
5.5
1.0
A
0
A, B
V
CC
R
ON
Switch On Resistance
4.5
4
7
V
IN
=
0V, I
IN
=
64 mA
(Note 6)
4.5
4
7
V
IN
=
0V, I
IN
=
30 mA
4.5
7
12
V
IN
=
2.4V, I
IN
=
15 mA
4.0
11
20
V
IN
=
2.4V, I
IN
=
15 mA
I
CC
Quiescent Supply Current
5.5
3
A
V
IN
=
V
CC
or GND, I
OUT
=
0
I
CC
Increase in I
CC
per Input
5.5
2.5
mA
One Input at 3.4V
(Note 7)
Other Inputs at V
CC
or GND
www.fairchildsemi.com
4
FST16862
AC Electrical Characteristics
Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On
Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).
Capacitance
(Note 9)
Note 9: T
A
=
+
25
C, f
=
1 Mhz, Capacitance is characterized but not tested.
AC Loading and Waveforms
Note: Input driven by 50
source terminated in 50
Note: C
L
includes load and stray capacitance
Note: Input PRR
=
1.0 MHz, t
W
=
500 ns
FIGURE 1. AC Test Circuit
FIGURE 2. AC Waveforms
Symbol
Parameter
T
A
=
-
40
C to
+
85
C,
C
L
=
50pF, RU
=
RD
=
500
Units
Conditions
Figure
Number
V
CC
=
4.5 5.5V
V
CC
=
4.0V
Min
Max
Min
Max
t
PHL
, t
PLH
Propagation Delay Bus-to-Bus
(Note 8)
0.25
0.25
ns
V
I
=
OPEN
Figures
1, 2
t
PZH
, t
PZL
Output Enable Time
1.0
5.0
5.3
ns
V
I
=
7V for t
PZL
Figures
1, 2
V
I
=
OPEN for t
PZH
t
PHZ
, t
PLZ
Output Disable Time
1.0
6.0
6.3
ns
V
I
=
7V for t
PLZ
Figures
1, 2
V
I
=
OPEN for t
PHZ
Symbol
Parameter
Typ
Max
Units
Conditions
C
IN
Control Pin Input Capacitance
3
pF
V
CC
=
5.0V, V
IN
=
0V
C
I/O
Input/Output Capacitance "OFF State"
6
pF
V
CC
, OE
=
5.0V, V
IN
=
0V
5
www.fairchildsemi.com
FST1
6862
Physical Dimensions
inches (millimeters) unless otherwise noted
48-Lead Quarter Size Very Small Outline Package (QVSOP), JEDEC MO-154, 0.150" Wide
Package Number MQA48A
(Preliminary)
www.fairchildsemi.com
6
FST16862 20-
B
i
t
Bus Sw
i
t
c
h
Physical Dimensions
inches (millimeters) unless otherwise noted (Continued)
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48
Technology Description
The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its
74LVX3L384(FST3384) bus switch product.
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
PDF 
ZIP