ChipFind - документация

Электронный компонент: MB15F03PFV

Скачать:  PDF   ZIP

Document Outline

DS04-21334-2E
FUJITSU SEMICONDUCTOR
DATA SHEET
ASSP
Dual Serial Input
PLL Frequency Synthesizer
MB15F03
s
DESCRIPTION
The Fujitsu MB15F03 is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2.0GHz and a 500MHz
prescalers. A 64/65 or a 128/129 for the 2.0GHz prescaler, and a 16/17 or a 32/33 for 500MHz prescaler can be
selected that enables pulse swallow operation.
The latest BiCMOS process technology is used, resuItantly a supply current is limited as low as 9.0mA typ. at a
supply voltage of 3.0V.
Furthermore, a super charger circuit is included to provide a fast tuning as well as low noise performance. As a
result of this, MB15F03 is ideally suitable for digital mobile communications, such as PHS(Personal Handy Phone
System), PCN (Personal Communication Network) and PCS(Personal Communication Service).
s
FEATURES
High frequency operation
RF synthesizer
: 2.0GHz max.
IF synthesizer
: 500MHz max.
Low power supply voltage: V
CC
= 2.7 to 3.6V
Very Low power supply current : I
CC
= 9.0 mA typ. (Vcc = 3V)
Power saving function : I
PS1
= I
PS2
= 10
A max.
Serial input 14bit programmable reference divider: R = 5 to 16,383
Serial input 18bit programmable divider consisting of:
- Binary 7bit swallow counter: 0 to 127
- Binary 11bit programmable counter: 5 to 2,047
Onchip high performance charge pump circuit and phase comparator, achieving highspeed lockup and
low phase noise
Wide operating temperature: Ta =
-
40 to 85
C
Plastic 16-pin SSOP package (FPT-16P-M05) and 16-pin BCC package (LCC-16P-M03)
s
PACKAGES
16-pin, Plastic SSOP
(FPT-16P-M05)
(LCC-16P-M03)
16-pin, Plastic BCC
2
MB15F03
s
PIN ASSIGNMENTS
TOP
1
2
3
4
5
6
16
15
14
13
12
11
7
8
10
9
VIEW
GND
RF
GND
IF
fin
IF
OSCin
Vcc
IF
PS
IF
Do
IF
LD/fout
Clock
Data
LE
fin
RF
Vcc
RF
Xfin
RF
PS
RF
Do
RF
SSOP-16 pin
BCC-16 pin
14
13
12
11
10
9
Data
LE
fin
RF
V
CCRF
Xfin
RF
PS
RF
1
2
3
4
5
6
OSCin
fin
IF
V
CCIF
LD/fout
PS
IF
GND
IF
7
8
16
15
Do
IF
Do
RF
GND
RF
Clock
TOP
VIEW
(FPT-16P-M05)
(LCC-16P-M03)
3
MB15F03
s
PIN DESCRIPTIONS
Pin No.
Pin
name
I/O
Descriptions
SSOP
BBC
1
16
GND
RF
Ground for RFPLL section.
2
1
OSCin
I
The programmable reference divider input. TCXO should be connected
with a coupling capacitor.
3
2
GND
IF
Ground for the IF-PLL section.
4
3
fin
IF
I
Prescaler input pin for the IF-PLL.
The connection with VCO should be AC coupling.
5
4
Vcc
IF
Power supply voltage input pin for the IF-PLL section.
When power is OFF, latched data of IF-PLL is cancelled.
6
5
LD/fout
O
Lock detect signal output (LD) / phase comparator monitoring output
(fout)
The output signal is selected by a LDS bit in a serial data.
LDS bit = "H" ; outputs fout signal
LDS bit = "L" ; outputs LD signal
7
6
PS
IF
I
Power saving mode control for the IF-PLL section. This pin must be set
at "L" Power-ON. (Open is prohibited.)
PS
IF
= "H" ; Normal mode
PS
IF
= "L" ; Power saving mode
8
7
Do
IF
O
Charge pump output for the IF-PLL section.
Phase characteristics of the phase detector can be reversed by FC-bit.
9
8
Do
RF
O
Charge pump output for the RF-PLL section.
Phase characteristics of the phase detector can be reversed by FC-bit.
10
9
PS
RF
I
Power saving mode control for the RF-PLL section. This pin must be set
at "L" Power-ON. (Open is prohibited.)
PS
RF
= "H" ; Normal mode
PS
RF
= "L" ; Power saving mode
11
10
Xfin
RF
I
Prescaler complimentary input for the RF-PLL section.
This pin should be grounded via a capacitor.
12
11
Vcc
RF
Power supply voltage input pin for the RF-PLL section, the shift register
and the oscillator input buffer. When power is OFF, latched data of RF-
PLL is cancelled.
13
12
fin
RF
I
Prescaler input pin for the RF-PLL.
The connection with VCO should be AC coupling.
14
13
LE
I
Load enable signal input (with the schmitt trigger circuit.)
When LE is "H", data in the shift register is transferred to the
corresponding
latch according to the control bit in a serial data.
15
14
Data
I
Serial data input (with the schmitt trigger circuit.)
A data is transferred to the corresponding latch (IF-ref counter, IF-Prog.
counter, RF-ref. counter, RF-prog. counter) according to the control bit
in a serial data.
16
15
Clock
I
Clock input for the 23-bit shift register (with the schmitt trigger circuit.)
One bit data is shifted into the shift register on a riging edge of the
clock.
4
MB15F03
s
BLOCK DIAGRAM
PS
RF
2
4
14
Schmitt
circuit
15
Schmitt
circuit
16
Schmitt
circuit
C
N
1
23-bit shift
register
Latch selector
1
V
CC
RF
12
GND
RF
fin
IF
OSCin
LE
Data
Clock
5
Vcc
IF
Prescaler
(IFPLL)
16/17,32/33
Intermittent
mode
control
(IFPLL)
C
N
2
3-bit latch
LDS
SW
IF
FC
IF
Binary 7-bit
swallow counter
(IFPLL)
Binary 11-bit
programmable
counter
(IFPLL)
Phase
comp.
(IFPLL)
Charge
pump
(IFPLL)
Super
charger
7
PS
IF
7-bit latch
11-bit latch
2-bit latch
14-bit latch
Binary 14bit pro-
grammable ref.
counter(IFPLL)
10
13
fin
RF
Prescaler
(RFPLL)
64/65,
128/129
3-bit latch
LDS SW
RF
FC
RF
Binary 7-bit
swallow counter
(RFPLL)
Binary 11-bit
programmable
counter
(RFPLL)
Charge
pump
(RFPLL)
Super
charger
7-bit latch
11-bit latch
T1
T2
2-bit latch
14-bit latch
Binary 14-bit pro-
grammable ref.
counter
(RFPLL)
T1
T2
OR
Lock
Det.
(IFPLL)
Lock
Det.
(RFPLL)
Selector
LD
fr
IF
fr
RF
fp
IF
fp
RF
9
Do
RF
8
Do
IF
AND
6
LD/fout
11
Xfin
RF
3
GND
IF
fr
IF
fr
RF
LDIF
fp
RF
fp
IF
Intermittent
mode
control
(RFPLL)
Phase
comp.
(RFPLL)
LDRF
Note: SSOP-16 pin
5
MB15F03
s
ABSOLUTE MAXIMUM RATINGS
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
s
RECOMMENDED OPERATING CONDITIONS
WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All
the device's electrical characteristics are warranted when operated within these ranges.
Always yse semiconductor devices within the recommended operating conditions. Operation outside
these ranges may adversely affect reliability and could result in device failure.
No warranty is made with repect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representative beforehand.
Parameter
Symbol
Rating
Unit
Remark
Power supply voltage
V
CC
0.5 to +4.0
V
Input voltage
V
I
0.5 to V
CC
+0.5
V
Output voltage
V
O
0.5 to V
CC
+0.5
V
Storage temperature
T
STG
55 to +125
C
Parameter
Symbol
Value
Unit
Note
Min
Typ
Max
Power supply voltage
V
CC
2.7
3.0
3.6
V
V
CCIF
= V
CCRF
Input voltage
V
i
GND
V
CC
V
Operating temperature
Ta
40
+85
C