www.docs.chipfind.ru
HT1650
6432 LCD Controller for I/O MCU
Rev. 1.20
1
November 10, 2005
Features
Operating voltage: 2.7V~5.2V
Built-in 32kHz RC oscillator
External 32.768kHz crystal oscillator or 32kHz fre-
quency source input
Standby current: <1
mA at 3V, <2mA at 5V
Internal resistor type: 1/6 bias or 1/5 bias, 1/32 duty,
and 1/16 duty
Three selectable LCD frame frequencies: 64Hz,
89Hz or 170Hz
Max. of 64
32 patterns, 64 segments and 32 com-
mons
80 segments and 16 commons selectable by com-
mand method
Built-in bit-map display RAM: 2048 bits (=64
32 bits)
Built-in internal resistor type bias generator
Six-wire interface (four data wires)
Eight kinds of time base or WDT selection
Time base or WDT overflow output
R/W address auto increment
Built-in buzzer driver (2kHz/4kHz)
Power down command reduces power consumption
Software configuration feature
Data mode and Command mode instructions
Three data accessing modes
Provides VLCD pin to adjust LCD operating voltage
and max. VLCD voltage up to 7V
Provides three kinds of bias current programming
Control of TN-type and STN-type LCDs
128-pin QFP package
General Description
HT1650 is a peripheral device specially designed for I/O
type MCUs which are used to expand the display capa-
bility. The max. display segment of the device are 2048
patterns (64 segments and 32 commons). It also sup-
ports four data bits interface, buzzer sound, Watchdog
Timer or time base timer functions. The HT1650 is a
memory mapping and multi-function LCD controller. It
can control TN-type (Twisted Nematic) or STN-type
(Super Twisted Nematic) LCDs. The software configu-
ration feature of the HT1650 make it suitable for multiple
LCD applications including LCD modules and display
subsystems. Only six lines (CS, WR, DB0~DB3) are re-
quired for the interface between the host controller and
the HT1650.
Applications
Leisure products
Games
Personal digital assistant
Cellular phone
Global positioning system
Consumer electronics
Technical Document
FAQs
Application Note
Block Diagram
Pin Assignment
HT1650
Rev. 1.20
2
November 10, 2005
W a t c h d o g T i m e r
&
T i m e B a s e G e n e r a t o r
D i s p l a y R A M
L C D D r i v e r /
B i a s C i r c u i t
C o n t r o l
&
T i m i n g
C i r c u i t
W R
O S C I
C S
R D
C O M 0
C O M 3 1
S E G 0
S E G 6 3
T o n e F r e q u e n c y
G e n e r a t o r
B Z
B Z
I R Q
V S S
V D D
V L C D
O S C O
D B 0
D B 3
N o t e : C S : C h i p s e l e c t i o n
B Z , B Z : T o n e o u t p u t s
W R , R D : W R I T E c l o c k , R E A D c l o c k
D B 0 ~ D B 3 : D a t a b u s
C O M 0 ~ C O M 3 1 , S E G 0 ~ S E G 6 3 : L C D o u t p u t s
I R Q : T i m e b a s e o r W D T o v e r f l o w o u t p u t
1 2 6
1 2 7
H T 1 6 5 0
1 2 8 Q F P - A
S
E
G
1
2
S
E
G
1
1
S
E
G
1
0
S
E
G
9
S
E
G
8
S
E
G
7
S
E
G
6
S
E
G
5
S
E
G
4
S
E
G
3
S
E
G
2
S
E
G
1
S
E
G
0
C
O
M
1
5
C
O
M
1
4
C
O
M
1
3
C
O
M
1
2
C
O
M
1
1
C
O
M
1
0
C
O
M
9
C
O
M
8
C
O
M
7
C
O
M
6
C
O
M
5
C
O
M
4
C
O
M
3
4 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 4 9 5 0
4 0
5 1 5 2 5 3
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
2 5
2 6
2 7
2 8
2 9
3 0
3 1
3 2
3 3
3 4
3 5
3 6
3 7
3 8
1 2 8
C O M 1 8
C O M 1 7
C O M 1 6
N C
N C
N C
N C
N C
N C
C S
R D
W R
D B 0
D B 1
D B 2
D B 3
V S S
O S C I
O S C O
V D D
V L C D
I R Q
B Z
B Z
T 1
T 2
T 3
T 4
T 0 0 0
V L C D
N C
N C
N C
N C
N C
C O M 0
C O M 1
C O M 2
3 9
5 4 5 5 5 6 5 7 5 8 5 9 6 0 6 1 6 2 6 3 6 4
S E G 5 0
S E G 4 9
S E G 4 8
S E G 4 7
S E G 4 6
S E G 4 5
S E G 4 4
S E G 4 3
S E G 4 2
S E G 4 1
S E G 4 0
S E G 3 9
S E G 3 8
S E G 3 7
S E G 3 6
S E G 3 5
S E G 3 4
S E G 3 3
S E G 3 2
S E G 3 1
S E G 3 0
S E G 2 9
S E G 2 8
S E G 2 7
S E G 2 6
S E G 2 5
S E G 2 4
S E G 2 3
S E G 2 2
S E G 2 1
S E G 2 0
S E G 1 9
S E G 1 8
S E G 1 7
S E G 1 6
S E G 1 5
S E G 1 4
S E G 1 3
S
E
G
5
1
S
E
G
5
2
S
E
G
5
3
S
E
G
5
4
S
E
G
5
5
S
E
G
5
6
S
E
G
5
7
S
E
G
5
8
S
E
G
5
9
S
E
G
6
0
S
E
G
6
1
S
E
G
6
2
S
E
G
6
3
C
O
M
3
1
C
O
M
3
0
C
O
M
2
9
C
O
M
2
8
C
O
M
2
7
C
O
M
2
6
C
O
M
2
5
C
O
M
2
4
C
O
M
2
3
C
O
M
2
2
C
O
M
2
1
C
O
M
2
0
C
O
M
1
9
1 2 5
1 2 2
1 2 3
1 2 4
1 2 1 1 2 0 1 1 9 1 1 8 1 1 7 1 1 6 1 1 5 1 1 4 1 1 3 1 1 2 1 1 1 1 1 0 1 0 9 1 0 8 1 0 7 1 0 6 1 0 5 1 0 4 1 0 3
1 0 2
1 0 1
1 0 0
9 9
9 8
9 7
9 6
9 5
9 4
9 3
9 2
9 1
9 0
8 9
8 8
8 7
8 6
8 5
8 4
8 3
8 2
8 1
8 0
7 9
7 8
7 7
7 6
7 5
7 4
7 3
7 2
7 1
7 0
6 9
6 8
6 7
6 6
6 5
Pad Assignment
Chip size: 4105
3840 (mm)
2
* The IC substrate should be connected to VSS in the PCB layout artwork.
Pad Coordinates
Unit:
mm
Pad No.
X
Y
Pad No.
X
Y
Pad No.
X
Y
1
-1921.00
1635.35
40
-417.35
-1639.80
79
1918.10
639.60
2
-1921.00
1535.35
41
-276.25
-1639.80
80
1918.10
739.60
3
-1921.00
1435.35
42
-141.75
-1644.30
81
1918.10
839.60
4
-1921.00
1335.35
43
-3.55
-1644.30
82
1918.10
939.60
5
-1921.00
1235.35
44
137.25
-1711.95
83
1918.10
1039.60
6
-1921.00
1135.35
45
212.30
-1576.95
84
1918.10
1139.60
7
-1921.00
1035.35
46
393.90
-1598.20
85
1918.10
1239.60
8
-1921.00
935.35
47
540.40
-1639.90
86
1918.10
1339.60
9
-1921.00
835.35
48
675.80
-1639.90
87
1918.10
1439.60
10
-1921.00
735.35
49
835.40
-1639.90
88
1454.90
1760.40
11
-1921.00
635.35
50
983.60
-1639.90
89
1354.90
1760.40
12
-1921.00
535.35
51
1130.60
-1639.90
90
1254.90
1760.40
13
-1921.00
435.35
52
1278.80
-1639.90
91
1154.90
1760.40
14
-1921.00
335.35
53
1425.80
-1639.90
92
1054.90
1760.40
15
-1921.00
235.35
54
1577.90
-1701.15
93
954.90
1760.40
16
-1921.00
135.35
55
1714.90
-1751.90
94
854.90
1760.40
17
-1921.00
35.35
56
1814.90
-1751.90
95
754.90
1760.40
HT1650
Rev. 1.20
3
November 10, 2005
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0
2 1
2 2
2 3
2 4
2 5
2 6
2 7
2 8
2 9
3 0
( 0 , 0 )
3 1 3 2 3 3
3 4
3 5
3 6
3 7
3 8
3 9
4 0
4 1
4 2
4 3
4 4
4 5
4 6
4 7
4 8
4 9
5 0
5 1
5 2
5 3
5 4
5 5 5 6 5 7
8 7
8 6
8 5
8 4
8 3
8 2
8 1
8 0
7 9
7 8
7 7
7 6
7 5
7 4
7 3
7 2
7 1
7 0
6 9
6 8
6 7
6 6
6 5
6 4
6 3
6 2
6 1
6 0
5 9
5 8
8 8
8 9
9 0
9 1
9 2
9 3
9 4
9 5
9 6
9 7
9 8
9 9
1 0 0
1 0 1
1 0 2
1 0 3
1 0 4
1 0 5
1 0 6
1 0 7
1 0 8
1 0 9
1 1 0
1 1 1
1 1 2
1 1 3
1 1 4
1 1 5
1 1 6
1 1 7
S E G 4 7
S E G 4 8
S E G 4 9
S E G 5 0
S E G 5 1
S E G 5 2
S E G 5 3
S E G 5 4
S E G 5 5
S E G 5 6
S E G 5 7
S E G 5 8
S E G 5 9
S E G 6 0
S E G 6 1
S E G 6 2
S E G 6 3
C O M 3 1
C O M 3 0
C O M 2 9
C O M 2 8
C O M 2 7
C O M 2 6
C O M 2 5
C O M 2 4
C O M 2 3
C O M 2 2
C O M 2 1
C O M 2 0
C O M 1 9
C
O
M
1
8
C
O
M
1
7
C
O
M
1
6
C
O
M
2
C
O
M
1
C
O
M
0
V
L
C
D
T
0
0
0
T
4
T
3
T
2
T
1
B
Z
B
Z
I
R
Q
V
L
C
D
V
D
D
O
S
C
O
O
S
C
I
V
S
S
D
B
3
D
B
2
D
B
1
D
B
0
W
R
R
D
C
S
S E G 1 6
S E G 1 5
S E G 1 4
S E G 1 3
S E G 1 2
S E G 1 1
S E G 1 0
S E G 9
S E G 8
S E G 7
S E G 6
S E G 5
S E G 4
S E G 3
S E G 2
S E G 1
S E G 0
C O M 1 5
C O M 1 4
C O M 1 3
C O M 1 2
C O M 1 1
C O M 1 0
C O M 9
C O M 8
C O M 7
C O M 6
C O M 5
C O M 4
C O M 3
S
E
G
1
7
S
E
G
1
8
S
E
G
1
9
S
E
G
2
0
S
E
G
2
1
S
E
G
2
2
S
E
G
2
3
S
E
G
2
4
S
E
G
2
5
S
E
G
2
6
S
E
G
2
7
S
E
G
2
8
S
E
G
2
9
S
E
G
3
0
S
E
G
3
1
S
E
G
3
2
S
E
G
3
3
S
E
G
3
4
S
E
G
3
5
S
E
G
3
6
S
E
G
3
7
S
E
G
3
8
S
E
G
3
9
S
E
G
4
0
S
E
G
4
1
S
E
G
4
2
S
E
G
4
3
S
E
G
4
4
S
E
G
4
5
S
E
G
4
6
Pad No.
X
Y
Pad No.
X
Y
Pad No.
X
Y
18
-1921.00
-64.65
57
1914.90
-1751.90
96
654.90
1760.40
19
-1921.00
-164.65
58
1918.10
-1465.70
97
554.90
1760.40
20
-1921.00
-264.65
59
1918.10
-1365.70
98
454.90
1760.40
21
-1921.00
-364.65
60
1918.10
-1265.70
99
354.90
1760.40
22
-1921.00
-464.65
61
1918.10
-1165.70
100
254.90
1760.40
23
-1921.00
-564.65
62
1918.10
-1065.70
101
154.90
1760.40
24
-1921.00
-664.65
63
1918.10
-965.70
102
54.90
1760.40
25
-1921.00
-764.65
64
1918.10
-865.70
103
-45.10
1760.40
26
-1921.00
-864.65
65
1918.10
-765.70
104
-145.10
1760.40
27
-1921.00
-964.65
66
1918.10
-665.70
105
-245.10
1760.40
28
-1921.00
-1064.65
67
1918.10
-565.70
106
-345.10
1760.40
29
-1921.00
-1164.65
68
1918.10
-465.70
107
-445.10
1760.40
30
-1921.00
-1264.65
69
1918.10
-365.70
108
-545.10
1760.40
31
-1612.45
-1747.70
70
1918.10
-265.70
109
-645.10
1760.40
32
-1512.45
-1747.70
71
1918.10
-160.40
110
-745.10
1760.40
33
-1412.45
-1747.70
72
1918.10
-60.40
111
-845.10
1760.40
34
-1258.55
-1639.80
73
1918.10
39.60
112
-945.10
1760.40
35
-1115.95
-1639.80
74
1918.10
139.60
113
-1045.10
1760.40
36
-980.55
-1639.80
75
1918.10
239.60
114
-1145.10
1760.40
37
-833.65
-1639.80
76
1918.10
339.60
115
-1245.10
1760.40
38
-698.25
-1639.80
77
1918.10
439.60
116
-1345.10
1760.40
39
-552.95
-1639.80
78
1918.10
539.60
117
-1445.10
1760.40
Pad Description
Pad No.
Pad Name
I/O
Description
1~17
71~117
SEG47~SEG63
SEG0~SEG46
O
LCD segment outputs
18~33
55~70
COM31~COM16
COM0~COM15
O
LCD common outputs, under 80
16 command mode, COM16~COM31 will
be shared with SEG64~SEG79. COM31/SEG64, COM30/SEG65,
COM29/SEG66....., COM18/SEG77, COM17/SEG78, COM16/SEG79
34
CS
I
Chip selection input with pull-high resistor. When the CS is logic high, the
data and command read from or write to the HT1650 are disabled. The serial
interface circuit is also reset. But if the CS is at a logic low level and is input to
the CS pad, the data and command transmission between the host controller
and the HT1650 are all enabled.
35
RD
I
READ clock input with pull-high resistor. Data in the RAM of the HT1650 are
clocked out on the falling edge of the RD signal. The clocked out data will ap-
pear on the data line. The host controller can use the next rising edge to latch
the clocked out data.
36
WR
I
WRITE clock input with pull-high resistor. Data on the DATA line are latched
into the HT1650 on the rising edge of the WR signal.
37~40
DB0~DB3
I/O
Parallel data input/output with pull-high resistor
41
VSS
Negative power supply for logic circuit, ground
42
43
OSCI
OSCO
I
O
The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to
generate a system clock. If the system clock comes from an external clock
source, the external clock source should be connected to the OSCI pad. But
if an on-chip RC oscillator is selected, the OSCI and OSCO pads can be left
open.
44
VDD
Positive power supply for logic circuit
45
VLCD
I
Power supply for LCD driver circuit
46
IRQ
O
Time base or Watchdog Timer overflow flag, NMOS open drain output.
47, 48
BZ, BZ
O
2kHz or 4kHz frequency output pair (tristate output buffer)
49~53
T1~T4, T000
I
Vary bias current pin
It is usually not connected
HT1650
Rev. 1.20
4
November 10, 2005
Absolute Maximum Ratings
Supply Voltage ...........................V
SS
-0.3V to V
SS
+5.5V
Storage Temperature ............................
-50C to 125C
Input Voltage.............................V
SS
-0.3V to V
DD
+0.3V
Operating Temperature...........................
-25C to 75C
Note: These are stress ratings only. Stresses exceeding the range specified under
Absolute Maximum Ratings may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those
listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliabil-
ity.
D.C. Characteristics
Ta=25
C
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
DD
Conditions
V
DD
Operating Voltage
2.7
5.2
V
I
DD1
Operating Current
3V
No load/LCD ON
On-chip RC oscillator
150
250
mA
5V
250
370
mA
I
DD2
Operating Current
3V
No load/LCD ON
Crystal oscillator
135
200
m
A
5V
200
300
mA
I
DD11
Operating Current
3V
No load/LCD OFF
On-chip RC oscillator
15
30
mA
5V
50
70
mA
I
DD22
Operating Current
3V
No load/LCD OFF
Crystal oscillator
2
10
mA
5V
3
10
mA
I
STB
Standby Current
3V
No load, Power down mode
1
mA
5V
2
mA
V
IL
Input Low Voltage
3V
DB0~DB3, WR, CS, RD
0
0.6
V
5V
0
1.0
V
V
IH
Input High Voltage
3V
DB0~DB3, WR, CS, RD
2.4
3
V
5V
4.0
5
V
I
OL1
BZ, BZ, IRQ Sink Current
3V
V
OL
=0.3V
1.2
2.5
mA
5V
V
OL
=0.5V
3
6
mA
I
OH1
BZ, BZ Source Current
3V
V
OH
=2.7V
-0.9
-1.8
mA
5V
V
OH
=4.5V
-2
-4
mA
I
OL2
DB0~DB3 Sink Current
3V
V
OL
=0.3V
1.2
2.5
mA
5V
V
OL
=0.5V
3
6
mA
I
OH2
DB0~DB3 Source Current
3V
V
OH
=2.7V
-0.9
-1.8
mA
5V
V
OH
=4.5V
-2
-4
mA
I
OL3
LCD Common Sink Current
3V
V
OL
=0.3V
80
160
mA
5V
V
OL
=0.5V
180
360
mA
I
OH3
LCD Common Source Current
3V
V
OH
=2.7V
-40
-80
mA
5V
V
OH
=4.5V
-90
-180
mA
I
OL4
LCD Segment Sink Current
3V
V
OL
=0.3V
50
100
mA
5V
V
OL
=0.5V
120
240
mA
I
OH4
LCD Segment Source Current
3V
V
OH
=2.7V
-30
-60
mA
5V
V
OH
=4.5V
-70
-140
mA
R
PH
Pull-high Resistor
3V
DB0~DB3, WR, CS, RD
150
250
410
k
W
5V
60
125
210
k
W
HT1650
Rev. 1.20
5
November 10, 2005
Document Outline
PDF 
ZIP