HT46R53/HT46R54
A/D Type 8-Bit OTP MCU
Rev. 1.40
1
July 12, 2005
General Description
The HT46R53/HT46R54 are 8-bit high performance,
RISC architecture microcontroller devices specifically
designed for A/D applications that interface directly to
analog signals, such as those from sensors. The advan-
tages of low power consumption, I/O flexibility, timer
functions, oscillator options, multi-channel A/D con-
verter, Pulse Width Modulation function, HALT and
wake-up functions, watchdog timer, as well as low cost,
enhance the versatility of these devices to suit a wide
range of A/D application possibilities such as sensor
signal processing, chargers, motor driving, industrial
control, consumer products, subsystem controllers, etc.
Features
Low-power fully static CMOS design
Operating voltage:
f
SYS
=4MHz: 2.2V~5.5V
f
SYS
=8MHz: 3.3V~5.5V
Program Memory:
2K
14 OTP (HT46R53)
4K
15 OTP (HT46R54)
Data memory: 88
8 RAM
A/D converter: 12bits
8Ch
External A/D converter reference voltage input pin
22 bidirectional I/O lines
1 interrupt input shared with an I/O line
8-bit programmable timer/event counter with over-
flow interrupt and 7-stage prescaler
On-chip crystal and RC oscillator
6-level subroutine nesting
Watchdog Timer
Low voltage reset function
HALT function
Up to 0.5
ms instruction cycle with 8MHz system clock
at V
DD
=5V
1-channel 8-bit PWM output shared with an I/O line
PFD function
Bit manipulation instruction
Table read instruction
63 powerful instructions
All instructions in one or two machine cycles
28-pin SKDIP/SOP package
Technical Document
Tools Information
FAQs
Application Note
-
HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM
-
HA0004E HT48 & HT46 MCU UART Software Implementation Method
-
HA0084E NiMH Battery Charger Demo Board - Using the HT46R52
Block Diagram
Pin Assignment
HT46R53/HT46R54
Rev. 1.40
2
July 12, 2005
O S C 2 O S C 1
R E S
V D D
M U X
V S S
P r o g r a m
R O M
P r o g r a m
C o u n t e r
I n t e r r u p t
C i r c u i t
I N T C
D A T A
M e m o r y
I n s t r u c t i o n
R e g i s t e r
M
U
X
I n s t r u c t i o n
D e c o d e r
S T A T U S
A L U
S h i f t e r
T i m i n g
G e n e r a t o r
A C C
M P
B P
M
U
X
f
S Y S
P r e s c a l e r
T M R
T M R C
T M R
M
U
X
W D T O S C
W D T
f
S Y S
/ 4
W D T S
W D T
P r e s c a l e r
E N / D I S
P o r t A
P A
P A C
P A 0 ~ P A 2 , P A 3 / P F D
P A 4 / T M R , P A 5 / I N T
P A 6 ~ P A 7
M
U
X
V R E F
V D D
P o r t B
P B
P B C
P B 0 / A N 0 ~ P B 7 / A N 7
A / D C o n v e r t e r
P o r t C
P C
P C C
P o r t D
P D
P D C
P C 0 ~ P C 4
P D 0 / P W M
O p t i o n R O M
O T P O n l y
I N T
S T A C K
2 8
2 7
2 6
2 5
2 4
2 3
2 2
2 1
2 0
1 9
1 8
1 7
1 6
1 5
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
H T 4 6 R 5 3 / H T 4 R 5 4
2 8 S K D I P - A / S O P - A
P A 3 / P F D
P A 2
P A 1
P A 0
P D 0 / P W M
P B 2 / A N 2
P B 1 / A N 1
P B 0 / A N 0
V S S
V R E F
P B 3 / A N 3
P C 0
P C 1
P C 2
P A 4 / T M R
P A 5 / I N T
P A 6
P A 7
O S C 2
O S C 1
V D D
R E S
P B 7 / A N 7
P B 6 / A N 6
P B 5 / A N 5
P B 4 / A N 4
P C 3
P C 4
Pin Description
Pin Name
I/O
Options
Description
PA0~PA2
PA3/PFD
PA4/TMR
PA5/INT
PA6~PA7
I/O
Pull-high
Wake-up
PA3 or PFD
Bidirectional 8-bit input/output port. Each individual bit on this port can be
configured as a wake-up input by configuration option. Software instruc-
tions determine if the pin is a CMOS output or Schmitt trigger input. Config-
uration options determine which pin on this port have pull-high resistors.
The PFD, TMR and external interrupt input are pin-shared with PA3, PA4,
and PA5 respectively.
PB0/AN0~
PB7/AN7
I/O
Pull-high
Bidirectional 8-bit input/output port. Software instructions determine the
CMOS output or Schmitt trigger input with or without pull-high resistor.
Configuration options determine which pin on this port have pull-high resis-
tors. PB is pin-shared with the A/D input pins. The A/D inputs are selected
via software instructions Once selected as an A/D input, the I/O function
and pull-high resistor functions are disabled automatically.
PC0~PC4
I/O
Pull-high
Bidirectional 5-bit input/output port. Software instructions determine the
CMOS output or Schmitt trigger input with or without pull-high resistor.
Configuration options determine which pin on this port have pull-high resis-
tors.
PD0/PWM
I/O
Pull-high
PD0 or PWM
Bidirectional 1-bit input/output port. Software instructions determine the
CMOS output or Schmitt trigger input with or without pull-high resistor. One
configuration option determines which pin on this port has pull-high resis-
tor. PD0 is pin-shared with the PWM output selected via configuration op-
tion.
OSC1
OSC2
I
O
Crystal or RC
OSC1, OSC2 are connected to an external RC network or external crystal
(determined by configuration option) for the internal system clock. For ex-
ternal RC system clock operation, OSC2 is an output pin for 1/4 system
clock.
RES
I
Schmitt trigger reset input, active low.
VDD
Positive power supply
VSS
Negative power supply, ground
VREF
I
A/D Converter Reference Input voltage pins. Connect this pin to the de-
sired A/D reference voltage.
Absolute Maximum Ratings
Supply Voltage ...........................V
SS
-0.3V to V
SS
+6.0V
Storage Temperature ............................
-50C to 125C
Input Voltage..............................V
SS
-0.3V to V
DD
+0.3V
Operating Temperature...........................
-40C to 85C
Note: These are stress ratings only. Stresses exceeding the range specified under
Absolute Maximum Ratings may
cause substantial damage to the device. Functional operation of this device at other conditions beyond those
listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliabil-
ity.
HT46R53/HT46R54
Rev. 1.40
3
July 12, 2005
D.C. Characteristics
Ta=25
C
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
DD
Conditions
V
DD
Operating Voltage
f
SYS
=4MHz
2.2
5.5
V
f
SYS
=8MHz
3.3
5.5
V
I
DD1
Operating Current (Crystal OSC)
3V
No load, f
SYS
=4MHz
ADC disabled
0.6
1.5
mA
5V
2
4
mA
I
DD2
Operating Current (RC OSC)
3V
No load, f
SYS
=4MHz
ADC disabled
0.8
1.5
mA
5V
2.5
4
mA
I
DD3
Operating Current
5V
No load, f
SYS
=8MHz
ADC disabled
4
8
mA
I
STB1
Standby Current (WDT Enabled)
3V
No load, system HALT
5
mA
5V
10
mA
I
STB2
Standby Current
(WDT & AD Disabled)
3V
No load, system HALT
1
mA
5V
2
mA
V
IL1
Input Low Voltage for I/O Ports,
TMR and INT
0
0.3V
DD
V
V
IH1
Input High Voltage for I/O Ports,
TMR and INT
0.7V
DD
V
DD
V
V
IL2
Input Low Voltage (RES)
0
0.4V
DD
V
V
IH2
Input High Voltage (RES)
0.9V
DD
V
DD
V
V
LVR
Low Voltage Reset Voltage
Configuration option: 3V
2.7
3
3.3
V
I
OL
I/O Port Sink Current
3V
V
OL
=0.1V
DD
4
8
mA
5V
10
20
mA
I
OH
I/O Port Source Current
3V
V
OH
=0.9V
DD
-2
-4
mA
5V
-5
-10
mA
R
PH
Pull-high Resistance of I/O Ports
3V
20
60
100
k
W
5V
10
30
50
k
W
V
AD
A/D Input Voltage
0
V
REF
V
V
REF
ADC Input Reference Voltage
Range
1.2
VDD
V
DNL
ADC Differential Non-Linear
2
LSB
INL
ADC Integral Non-Linear
2.5
4
LSB
RESOLU Resolution
12
Bits
I
ADC
Additional Power Consumption
if A/D Converter is Used
3V
0.5
1
mA
5V
1.5
3
mA
HT46R53/HT46R54
Rev. 1.40
4
July 12, 2005
A.C. Characteristics
Ta=25
C
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
DD
Conditions
f
SYS
System Clock (Crystal OSC)
2.2V~5.5V
400
4000
kHz
3.3V~5.5V
400
8000
kHz
f
TIMER
Timer I/P Frequency (TMR)
2.2V~5.5V
0
4000
kHz
3.3V~5.5V
0
8000
kHz
t
WDTOSC
Watchdog Oscillator Period
3V
45
90
180
ms
5V
32
65
130
ms
t
RES
External Reset Low Pulse Width
1
ms
t
SST
System Start-up Timer Period
Wake-up from HALT
1024
t
SYS
t
INT
Interrupt Pulse Width
1
ms
t
AD
A/D Clock Period
1
ms
t
ADC
A/D Conversion Time
80
t
AD
t
ADCS
A/D Sampling Time
32
t
AD
Note: t
SYS
=1/f
SYS
HT46R53/HT46R54
Rev. 1.40
5
July 12, 2005
PDF 
ZIP