HI-8045
CMOS HIGH VOLTAGE DISPLAY DRIVER
GENERAL DESCRIPTION
The HI-8045 high voltage display driver is a low cost plastic,
80-segment version of the Holt HI-8040 display driver
series. The 20 mil package lead pitch allows the maximum
number of display driver segments in the smallest space.
An optional voltage converter can generate the negative
display drive voltage.
Test inputs facilitate opens and
shorts testing. The backplane frequency is checked and,
as long as power is available, the segments are shut "Off" if
the frequency becomes too low.
The HI-8045 and the HI-80XX series of display drivers all
control segment information in the same way.
Data is
serially clocked into the device and the data for all segment
outputs are latched in parallel when the Load input transi-
tions from high to low. With the Data Out from the shift
register available, devices may be cascaded to obtain more
segment outputs. The shift register is 85 bits long.
The die is metal mask programmable to provide for various
package and/or cascade tap options.
Consult your Holt
Sales representative to explore the possibilities.
!
!
Dichroic Liquid Crystal Displays
Standard Liquid Crystal Displays
! MEMS Drivers
APPLICATIONS
!
!
!
!
!
!
!
!
!
4 MHz serial input data rate
80 segment outputs
Cascadable
5 Volt inputs translated to 35 Volts
Test pins allow hardware all "ON", all "OFF" or
alternating
Monitors backplane oscillation and forces all
segments to "OFF" condition if below 10Hz
Negative voltage converter available on-chip
CMOS low power
Industrial and JEDEC processing available
FEATURES
PIN CONFIGURATION
(Top View)
FUNCTIONAL BLOCK DIAGRAM
O s c i l l a t o r
D i v i d e r
Vo l t a g e
Tr a n s l a t o r
H i g h Vo l t a g e
B u f f e r
8 5 St a g e
S h i f t R e g i s t e r
8 0 B i t L a t c h
Vo l t a g e
Tr a n s l a t o r s
H i g h Vo l t a g e
D r i v e r s
BP
80 SEGMENTS
DIN
LD
BPOSC
BPIN
CL
CS
DATA IN
CLK
LE
DOUT
85
S55
S54
S53
S52
S51
S50
S49
S48
S47
S46
S45
S44
S43
S42
S41
S40
S39
S38
S37
S36
S35
S34
S33
S32
S31
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
S80
S79
S78
S77
S76
S75
S74
S73
S72
S71
S70
S69
S68
S67
S66
S65
S64
S63
S62
S61
S60
S59
S58
S57
S56
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
N/C
V
LD
DIN
BPOSC
N/C
N/C
BPIN
N/C
CONVOUT
V
DOUT 85
CONVOSC
V
T1
T2
BP
S1
S2
S3
S4
S5
S6
SS
DD
EE
CS
CL
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
S7
S8
S9
S10
S1
1
S12
S13
S14
S15
S16
S17
S18
S19
S20
S21
S22
S23
S24
S25
S26
S27
S28
S29
S30
N/C
H I - 8 0 4 5 P Q
80 - SEGMENT
100 - PIN
PLASTIC
QUAD FLAT PACK
February 2003
HOLT INTEGRATED CIRCUITS
www.holtic.com
(DS8045 Rev. C)
02/03
HI-8045
FUNCTIONAL DESCRIPTION
INPUT LOGIC
BPOSC and BPIN
VEE & NEGATIVE VOLTAGE CONVERTER
must be held low to enter data into the shift register.
The data is clocked on the negative edge of
. LD is nor-
mally held low and only pulsed high when new data is
ready for display. When LD is high the latch is transparent.
All four logic inputs are TTL compatible. A logic "1" at DIN
that is eventually latched to the segment drivers will cause
the segment to be at the opposite voltage level of the BP
pin (out of phase).
The user can either make an oscillator to create the
backplane frequency or drive an external clock into BPIN
leaving BPOSC open. To make an oscillator, pins BPOSC
and BPIN must be connected together and the appropriate
R and C combination applied (See Figure 1). If the oscilla-
tor is used, the backplane frequency is approximately
f =
(for R = 180K
C = 220pF, f
100Hz).
VEE may be externally driven to a maximum -30V. Alterna-
tively, there is a voltage converter that will provide
-21.4 volts (See Figure 2). If the converter pins are left
open circuit, an on-chip sense resistor will cause shut
down of all current consumption associated with the con-
verter. The converter will survive a shorted segment condi-
tion and continue to maintain VEE at -20 volts.
CS
CL
BP
BP
W &
DOUT
AUTOMATIC SEGMENTS OFF
TEST INPUTS
The DOUT pin is available from segment 85 for cascading
devices to drive more segments and for verifying the data
integrity.
However only the first 80 output segments are
available to the user. This output can drive 2 TTL loads. It
changes on the positive edge of
.
The internal backplane signal is tested continuously to be at
least 10Hz. If the detector senses f<10Hz, then the segments
are forced to the same voltage as the backplane (all seg-
ments in "OFF" state). However, the detector is only func-
tional while VDD is above the minimum operating voltage
specification.
The test functions available are:
0
0
Normal
0
1
All Off
1
0
All On
1
1
Alternating On/Off Segments
The test inputs must be tied to the appropriate logic level for
correct circuit operation.
CL
T2
T1
Display
Figure 1. INTERNAL OSCILLATOR CIRCUIT
BPIN
TO BACKPLANE
TRANSLATOR
AND DRIVER
256
C
R
R
C
V
DD
V
SS
Figure 2. OPTIONAL VOLTAGE CONVERTER
CONVOSC
CONVOUT
VEE
Control
OSC
V
DD
R 330K
W
IN5818, IN5819
330H
10F
V
DD
V
SS
V
SS
R
SENSE
1
256 RC
HOLT INTEGRATED CIRCUITS
2
BPOSC
Q
HI-8045
DEVICES
Figure 3. RC OSCILLATOR AND CASCADED
Figure 4. OFFSET MEASUREMENT
SEGMENTS
SEGMENTS
SEGMENTS
BACK
PLANE
DIN
CS
DIN
CL
LD
DO
BPIN
BP
BPOSC
CS
DIN
CL
LD
DO
BPIN
BP
BPOSC
CS
DIN
CL
LD
DO
BPIN
BP
BPOSC
CS
CL
LD
BP
1500pF
1F
1M
W
1M
W
1F
1F
1F
1M
W
1M
W
360pF
SEG
n
V
os
HOLT INTEGRATED CIRCUITS
3
R
C
Figure 5. TIMING DIAGRAM
t
CSH
t
CSS
t
DS
t
DH
t
CW
t
CL
t
CDO
t
LS
t
LW
t
CSL
t
LCS
CL
INPUT
DIN
INPUT
CS
INPUT
LD
INPUT
DOUT
OUTPUT
VALID
HI-8045
ABSOLUTE MAXIMUM RATINGS
NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only.
Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
VDD = 5V 5%, VEE = -21.5V, VSS = 0V, TA = Operating temperature range (unless otherwise specified).
PARAMETER
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
Operating Voltage
VDD
3.0
7.0
V
Supply Current:
(Converter Off, fBP = 100Hz)
IDD
Static, No Load
300
A
IEE
Static, No Load
120
A
Input Low Voltage
(excluding BPIN)
VIL
0
0.8
V
Input High Voltage
(excluding BPIN)
VIH
2
VDD
V
Input Low Voltage
(BPIN)
VILX
VEE
0.6 VDD
V
Input High Voltage
(BPIN)
VIHX
0.8 VDD
VDD
V
Input Current
IIN
VIN = 0 to 5V
100
nA
Input Capacitance
(Guaranteed, not tested)
CI
5
pF
Segment Output Impedance
RSEG
IL = 10A
15,000
Backplane Output Impedance
RBP
IL = 10A
600
Data Out Current:
Source Current
IDOH
VOH = 4.5
-3.0
mA
Sink Current
IDOL
VOL = 0.4
3.2
mA
Voltage Converter:
@ No Load
VEE
See Fig. 2
-22
-21.5
-21
V
(VDD - VSS = 5V, TA = 25C)
@ 0.1mA Load
IDD
See Fig. 2
1.8
mA
@ 10K
Load
VEE
See Fig. 2
-20
V
Offset Voltage
(Guaranteed, not tested)
VOS
See Fig. 4
25
mV
W
W
W
C
C
Voltages referenced to VSS = 0V
PARAMETER
SYMBOL
VDD
MIN
TYP
MAX
UNITS
Clock Period
non-cascaded
tCL
5V
250
ns
cascaded
tCL
5V
500
ns
Clock Pulse Width
non-cascaded
tCW
5V
125
ns
cascaded
tCW
5V
250
ns
Data In - Setup
tDS
5V
80
ns
Data In - Hold
tDH
5V
80
ns
Chip Select - Setup to Clock
tCSS
5V
100
ns
Chip Select - Hold to Clock
tCSH
5V
120
ns
Load - Setup to Clock
tLS
5V
120
ns
Chip Select - Setup to Load
tCSL
5V
0
ns
Load Pulse Width
tLW
5V
130
ns
Chip Select - Hold to Load
tLCS
5V
120
ns
Data Out Valid, from Clock
tCDO
5V
170
ns
AC ELECTRICAL CHARACTERISTICS
VDD = 5V , VEE = -21.5V, VSS = 0V, TA = Operating temperature range (unless otherwise specified).
VDD........................
VEE................
Supply Voltage
VDD-35V to 0V
0V to 7V
Voltage at any input, except BPIN....-0.3 to VDD+0.3V
Voltage at BPIN input.................VDD-35 to VDD+0.3V
DC Current any input pin...................................10 mA
Power Dissipation......................................................300 mW
Operating Temperature Range - Industrial.......-40 to +85C
Storage Temperature Range............................-65 to +150C
Operating Temperature Range - Hi-Temp........-55 to +125C
HOLT INTEGRATED CIRCUITS
4
NUMBER
DESCRIPTION
RANGE
FLOW
FINISH
PART
PACKAGE
TEMPERATURE
LEAD
HI-8045PQ
-40C to +85C
I
SOLDER
100-PIN PLASTIC QUAD FLAT PACK (PQFP)
HI-8045PQT
100-PIN PLASTIC QUAD FLAT PACK (PQFP)
-55C to +125C
T
SOLDER
HI-8045
MAGNIFIED VIEW OF PIN ASSIGNMENTS
S55
S54
S53
S52
S51
S50
S49
S48
S47
S46
S45
S44
S43
S42
S41
S40
S39
S38
S37
S36
S35
S34
S33
S32
S31
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
S80 S79 S78 S77 S76 S75 S74 S73 S72 S71 S70 S69 S68 S67 S66 S65 S64 S63 S62 S61 S60 S59 S58 S57 S56
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
N/C
V
LD
DIN
BPOSC
N/C
N/C
BPIN
N/C
CONVOUT
V
DOUT 85
CONVOSC
V
T1
T2
BP
S1
S2
S3
S4
S5
S6
SS
DD
EE
CS
CL
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
S7 S8 S9 S10 S1
1
S12 S13 S14 S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 S25 S26 S27 S28 S29 S30 N/C
HI-8045PQ
80 - SEGMENT
100 - PIN
PLASTIC
QUAD FLAT PACK
Pin 1
HOLT INTEGRATED CIRCUITS
5
ORDERING INFORMATION
Package Type:
.059 .004
(1.50 .10)
.039 .006
(1.0 .15)
Typ.
.0197 BSC
( 0.50 BSC)
.009 .002
(.22 .05)
.024 .006
(.60 .15)
Detail A
0 Q 7
.006 .002 R
(.15 .05 R)
See Detail A
.008
(0.20)
Min.
.630 .008
(16.0 .20)
SQ.
.551 .004
(14.0 .10)
SQ.
.006 R typ
(0.15 R typ)
.055 .002
(1.40 .05)
100PQS
100-PIN PLASTIC QUAD FLAT PACK (PQFP)
HI-8045 PACKAGE DIMENSIONS
inches (millimeters)
HOLT INTEGRATED CIRCUITS
6
PDF 
ZIP