1
Fabricated on Honeywell's Radiation Hardened
0.65
m
Leff
RICMOSTM IV SOI Process, HX2000
0.55
m
Leff
RICMOSTM IV SOI Process, HX2000r
Array Sizes from 40K to 390K Available Gates (Raw)
HX2000 Supports 5V Core Operation
HX2000r Supports 3.3V Core Operation
HX2000r Supports Mixed Voltage I/O Buffers
TTL (5V) or CMOS (5V/3.3V) Compatible I/O
Configurable Multi-Port Gate Array SRAM
Single or Dual Port Custom SRAM Drop-In Capability
Supports Chip Level Power Down for Cold Sparing
Supports System Speeds Beyond 100 MHz
FEATURES
RICMOSTM SOI GATE ARRAYS
HX2000
HX2000r
FAMILY
The HX2000 and HX2000r gate arrays are performance
oriented sea-of-transistor arrays, fabricated on
Honeywell's RICMOSTM IV Silicon On Insulator (SOI) pro-
cess. The HX2000 arrays are for 5V designs only. The
HX2000r arrays support 5V and 3.3V operation. High
density is achieved with the standard 3-layer metal or
optional 4-layer metal process, providing up to 290,000
usable gates. The high density and performance charac-
teristics of the RICMOS (Radiation Insensitive CMOS) SOI
process make possible device operation beyond 100 MHz
over the full military temperature range, even after expo-
sure to ionizing radiation exceeding 1x10
6
rad(SiO2). Flip-
Flops have been designed for a Soft Error Rate (SER) of
less than 1x10
-11
errors/bit/day in the Adams 90% worst
case environment.
Each HX2000/HX2000r design is founded on our proven
RICMOS ASIC library of SSI and MSI logic elements,
configurable RAM cells, and selectable I/O pads. The gate
arrays feature a global clock network capable of handling
multiple clock signals with low clock skew between regis-
ters. This family is fully compatible with Honeywell's high
reliability screening procedures and consistent with QML
Class Q and V requirements.
Designers can choose from a wide variety of I/O types.
Output buffer options include 8 drive strengths, CMOS/TTL
levels, IEEE 1149.1 boundary scan, pull-up/pull-down re-
sistors, and three-state capability. Input buffers can be
selected for CMOS/TTL/Schmitt trigger levels, IEEE
1149.1 boundary scan and pull-up/pull-down resistors.
Bi-directional buffers are also available.
An important feature of HX2000r is the dual voltage I/O
capability in which the designer has complete flexibility in
terms of placement of I/O buffers. This feature allows
adjacent I/O buffers with different supply voltages.
The HX2000/HX2000r families provide options for config-
urable multi-port SRAMs. Word widths can be selected in
single bit increments. A variety of SRAM read and write port
options are available to serve most applications. Custom
drop-in macrocells can also be implemented to further
increase chip density. Word widths can be selected in two
bit increments. Single port and two port options are avail-
able.
The HX2000/HX2000r families have a special feature to
allow a chip level power down mode, in which the associ-
ated buses connected to the chip can remain active. This
GENERAL DESCRIPTION
Total Dose Hardness
1x10
6
rad(SiO
2
)
Dose Rate Upset Hardness:
1x10
10
rad(Si)/sec, HX2000*
1x10
9
rad(Si)/sec, HX2000r*
Option Available for:
1x10
11
rad(Si)/sec, HX2000*
1x10
10
rad(Si)/sec, HX2000r*
Dose Rate Survivability
1x10
12
rad(Si)/sec*
Soft Error Rate
1x10
-11
Errors/Bit/Day, HX2000
1x10
-10
Errors/Bit/Day, HX2000r
Neutron Fluence Hardness to 1x10
14
/cm
2
No Latchup
*Projected
Solid State Electronics Center 12001 State Highway 55, Plymouth, MN 55441 (800) 323-8295 http://www.ssec.honeywell.com
2
HX2000/HX2000r
Helping You Control Your World
Honeywell reserves the right to make changes to any products or technology herein to improve reliability, function or design. Honeywell does not assume any liability
arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.
900144 Rev.A
2/97
high impedance off-state buffer feature allows users to
power down portions of their system for power savings or for
cold sparing.
Logic designers need not have prior experience in radiation
hardening. Honeywell's VDSTM Toolkit and RICMOS IV SOI
libraries provide the necessary guidance to achieve first
pass design success. The VDS Toolkit supports industry
standard platforms including those offered by Mentor
Graphics and Synopsys.
Honeywell can perform design translations to the HX2000
arrays from other CAD platforms. Our synthesis capabilities
allow customers to use familiar CAD tools and libraries to
map existing designs to Honeywell library components.
The HX2000 family of gate arrays is the right choice for your
high reliability applications demanding high density and
radiation performance. To learn more about Honeywell's
variety of space components, call us at 612-954-2888.
To learn more about Honeywell Solid State Electronics Center, visit our web site at
http://www.ssec.honeywell.com
(1) Projected
* Planned Array
(2) Design and package dependent.
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
0
0
0
2
X
H
*
0
4
0
2
X
H
0
8
0
2
X
H
0
6
1
2
X
H
0
0
3
2
X
H
0
0
4
2
X
H
t
n
u
o
C
e
t
a
G
e
r
o
C
l
a
t
o
T
K
0
4
K
5
8
K
0
6
1
K
5
9
2
K
0
9
3
e
t
a
G
e
l
b
a
s
U
l
a
t
e
M
r
e
y
a
L
-
3
t
n
u
o
C
)
1
(
l
a
t
e
M
r
e
y
a
L
-
4
K
7
2
K
6
3
K
3
5
K
1
7
K
1
9
K
2
3
1
K
6
5
1
K
6
2
2
K
0
0
2
K
0
9
2
O
/
I
e
i
D
m
u
m
i
x
a
M
2
3
1
6
7
1
0
4
2
6
3
3
2
7
3
)
2
(
O
/
I
e
g
a
k
c
a
P
m
u
m
i
x
a
M
D
B
T
6
7
1
0
4
2
0
2
3
0
2
3
D
N
A
N
t
u
p
n
I
2
--
y
a
l
e
D
l
a
c
i
p
y
T
V
3
.
3
t
a
s
p
0
9
2
,
V
0
.
5
t
a
s
p
0
7
2
O
/
I
e
l
b
a
t
c
e
l
e
S
e
t
a
t
S
-
e
e
r
h
T
,
l
a
n
o
i
t
c
e
r
i
D
-
i
B
,
r
e
v
i
e
c
e
R
,
r
e
v
i
r
D
s
l
e
v
e
L
e
c
a
f
r
e
t
n
I
O
/
I
r
e
g
g
i
r
T
t
t
i
m
h
c
S
,
L
T
T
,
S
O
M
C
z
H
M
/
e
t
a
G
/
W
,
n
o
i
t
a
p
i
s
s
i
D
r
e
w
o
P
l
a
c
i
p
y
T
V
3
.
3
@
2
2
.
0
,
V
0
.
5
@
6
.
0
0
0
0
2
X
H
e
g
a
t
l
o
V
g
n
i
t
a
r
e
p
O
r
0
0
0
2
X
H
%
0
1
V
0
.
5
)
O
/
I
(
%
0
1
V
0
.
5
r
o
/
d
n
a
)
O
/
I
&
e
r
o
C
(
%
0
1
V
3
.
3
e
r
u
t
a
r
e
p
m
e
T
g
n
i
t
a
r
e
p
O
C
5
2
1
o
t
C
5
5
-
y
g
o
l
o
n
h
c
e
T
s
s
e
c
o
r
P
I
O
S
V
I
TM
S
O
M
C
I
R
0
0
0
2
X
H
y
r
t
e
m
o
e
G
m
u
m
i
n
i
M
r
0
0
0
2
X
H
L
m
5
6
.
0
f
f
e
)
V
5
(
n
w
a
r
D
m
8
.
0
/
L
m
5
5
.
0
f
f
e
)
V
3
.
3
(
n
w
a
r
D
m
7
.
0
/
PDF 
ZIP