ICS671-06
MDS 671-06 D
1
Revision 050405
Integrated Circuit Systems
l
525 Race Street, San Jose, CA 95126
l
tel (408) 297-1201
l
www.icst.com
3.3 V
OLT
Z
ERO
D
ELAY
, L
OW
S
KEW
B
UFFER
Description
The ICS671-06 is a low phase noise, high-speed
PLL-based, 8 output, low skew zero delay buffer.
Based on ICS' proprietary low jitter Phase-Locked
Loop (PLL) techniques, the device provides eight low
skew outputs at speeds up to 133 MHz at 3.3 V. The
outputs can be generated from the PLL (for zero delay),
or directly from the input (for testing), and can be set to
tri-state mode or to stop at a low level. For normal
operation as a zero delay buffer, any output clock is
tied to the FBIN pin.
ICS manufactures the largest variety of clock
generators and buffers and is the largest clock supplier
in the world.
Features
Clock outputs from 10 to 133 MHz
Zero input-output delay
Eight low skew (<200 ps) outputs
Device-to-device skew <700 ps
Low jitter (<200 ps)
Full CMOS outputs with 25 mA output drive
capability at TTL levels
5 V tolerant FBIN and CLKIN pins
Tri-state mode for board-level testing
Advanced, low power, sub-micron CMOS process
Operating voltage of 3.3 V
Industrial temperature range available
Packaged in 16-pin SOIC
Available in Pb (lead) free package
Not recommended for new designs. See the
MK2308-1H for new designs.
Block Diagram
CLKA4
CLKB1
CLKA3
CLKB2
CLKB3
CLKA2
CLKA1
CLKB4
CLKIN
Control
Logic
1
0
S2, S1
2
Clock
Synthesis
PLL
FBIN
Feedback is shown from CLKB4 for
illustration, but may come from any output.
VDD
2
GND
2
3.3 V
OLT
Z
ERO
D
ELAY
, L
OW
S
KEW
B
UFFER
MDS 671-06 D
2
Revision 050405
Integrated Circuit Systems
l
525 Race Street, San Jose, CA 95126
l
tel (408) 297-1201
l
www.icst.com
ICS671-06
Pin Assignment
Output Clock Mode Select Table
Note 1. Outputs are in high impedance state.
Note 2. Buffer mode only; not zero delay between input and output.
Pin Descriptions
1 2
1
1 1
2
1 0
C L K IN
F B IN
3
9
C L K A 1
4
C L K A 2
C L K A 4
5
V D D
6
C L K A 3
7
G N D
8
C L K B 1
V D D
G N D
C L K B 4
C L K B 2
C L K B 3
S 2
S 1
1 6
1 5
1 4
1 3
1 6 p in n a rro w (1 5 0 m il) S O IC
a n d 1 6 p in (1 7 3 m il ) T S S O P
S2
S1
CLKA1:A4
CLKB1:B4
A & B Source
PLL Status
0
0
Tri-state (note 1)
Tri-state (note 1)
PLL
OFF
0
1
Running
Tri-state (note 1)
PLL
ON
1
0
Running
Running
CLKIN (note 2)
OFF
1
1
Running
Running
PLL
ON
Pin
Number
Pin
Name
Pin Type
Pin Description
1
CLKIN
Input
Clock input.
2 - 3, 14 - 15
CLKA1:A4
Output
Clock outputs A1:A4. See table above.
4
VDD
Power
Power supply. Connect to 3.3 V.
5
GND
Power
Connect to ground.
6 - 7, 10 - 11
CLKB1:B4
Output
Clock outputs B1:B4. See table above.
8
S2
Input
Select input 2. See table above. Internal pull-up.
9
S1
Input
Select input 1. See table above. Internal pull-up.
12
GND
Power
Connect to ground.
13
VDD
Power
Power supply. Connect to 3.3 V.
16
FBIN
Input
Feedback input. Connect to any output under normal operation.
3.3 V
OLT
Z
ERO
D
ELAY
, L
OW
S
KEW
B
UFFER
MDS 671-06 D
3
Revision 050405
Integrated Circuit Systems
l
525 Race Street, San Jose, CA 95126
l
tel (408) 297-1201
l
www.icst.com
ICS671-06
External Components
The ICS671-06 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.01
F should be connected between VDD and GND on pins 4 and 5, and VDD and GND on
pins 13 and 12, as close to the device as possible. A series termination resistor of 33
may be used to
each clock output pin to reduce reflections.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS671-06. These ratings,
which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of
the device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Recommended Operation Conditions
DC Electrical Characteristics
VDD=3.3 V 5%
,
Ambient temperature -40 to +85
C, unless stated otherwis
Item
Rating
Supply Voltage, VDD
7 V
All Inputs and Outputs
-0.5 V to VDD+0.5 V
CLKIN and FBIN inputs
-0.5 V to 5.5 V
Electrostatic Discharge
2000 V
Ambient Operating Temperature
-40 to +85
C
Storage Temperature
-65 to +150
C
Junction Temperature
150
C
Soldering Temperature
260
C
Parameter
Min.
Typ.
Max.
Units
Ambient Operating Temperature
-40
+85
C
Power Supply Voltage (measured in respect to GND)
+3.0
+3.6
V
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Operating Voltage
VDD
3.0
3.6
V
Input High Voltage
V
IH
2
V
Input Low Voltage
V
IL
0.8
V
Input Low Current
I
IL
VIN = 0V
50
mA
Input High Current
I
IH
VIN = VDD
100
uA
3.3 V
OLT
Z
ERO
D
ELAY
, L
OW
S
KEW
B
UFFER
MDS 671-06 D
4
Revision 050405
Integrated Circuit Systems
l
525 Race Street, San Jose, CA 95126
l
tel (408) 297-1201
l
www.icst.com
ICS671-06
AC Electrical Characteristics
VDD = 3.3 V 5%
,
Ambient Temperature -40 to +85
C, C
LOAD
at CLK = 15 pF, unless stated otherwise
Note 1: With CLKIN = 100MHz, FBIN to CLKA4, all outputs at 100 MHz.
Note 2: When there is no clock signal present at CLKIN, the ICS671-06 will enter power down mode. The
PLL is stopped and the outputs are tri-state.
Note 3: With VDD at a steady rate and valid clocks at CLKIN and FBIN.
Output High Voltage
V
OH
I
OH
= -12 mA
2.4
V
Output Low Voltage
V
OL
I
OL
= 12 mA
0.4
V
Output High Voltage,
CMOS level
V
OH
I
OH
= -12 mA
VDD-0.4
V
Operating Supply Current
IDD
No Load, S2 = 1, S1 = 1,
Note 1
35
mA
Power Down Supply
Current
IDD
CLKIN = 0, S2 = 0, S1 = 1
12
A
CLKIN = 0, Note 2
12
A
Short Circuit Current
I
OS
Each output
50
mA
Input Capacitance
C
IN
S2, S1, FBIN
5
pF
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Parameter
Symbol
Conditions
Min.
Typ. Max. Units
Input Clock Frequency
f
IN
See table on page 2
10
133
MHz
Output Clock Frequency
See table on page 2
10
133
MHz
Output Rise Time
t
OR
0.8 to 2.0 V, CL = 30 pF
2.5
ns
Output Fall Time
t
OF
2.0 to 0.8 V, CL = 30 pF
2.5
ns
Output Clock Duty Cycle
t
DC
Measured at VDD/2
45
50
55
%
Device to Device Skew
Rising edges at VDD/2
700
ps
Output to Output Skew
Rising edges at VDD/2
200
ps
Input to Output Skew
Rising edges at VDD/2, FBIN to
CLKA4, S1 = 1, S0 = 1, Note 1
250
ps
Maximum Absolute JItter
130
200
ps
Cycle to Cycle Jitter
30 pF, measured at 66.67M
200
ps
15 pF, measured at 66.67M
200
ps
15 pF, measured at 133.33M
100
ps
PLL Lock Time
Note 3
1.0
ms
3.3 V
OLT
Z
ERO
D
ELAY
, L
OW
S
KEW
B
UFFER
MDS 671-06 D
5
Revision 050405
Integrated Circuit Systems
l
525 Race Street, San Jose, CA 95126
l
tel (408) 297-1201
l
www.icst.com
ICS671-06
Thermal Characteristics (16 pin SOIC)
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Thermal Resistance Junction to
Ambient
JA
Still air
120
C/W
JA
1 m/s air flow
115
C/W
JA
3 m/s air flow
105
C/W
Thermal Resistance Junction to Case
JC
58
C/W
3.3 V
OLT
Z
ERO
D
ELAY
, L
OW
S
KEW
B
UFFER
MDS 671-06 D
6
Revision 050405
Integrated Circuit Systems
l
525 Race Street, San Jose, CA 95126
l
tel (408) 297-1201
l
www.icst.com
ICS671-06
Package Outline and Package Dimensions
(16-pin SOIC, 150 Mil. Narrow Body)
Package dimensions are kept current with JEDEC Publication No. 95
Ordering Information
Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no
responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other
circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as
those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without
additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant
any ICS product for use in life support devices or critical medical instruments.
Part / Order Number
Marking
Shipping Packaging
Package
Temperature
ICS671M-06I
ICS671M-06I
Tubes
16-pin SOIC
-40 to +85
C
ICS671M-06IT
ICS671M-06I
Tape and Reel
16-pin SOIC
-40 to +85
C
ICS671M-06ILF
ICS671M-06IL
Tubes
16-pin SOIC
-40 to +85
C
ICS671M-06ILFT
ICS671M-06IL
Tape and Reel
16-pin SOIC
-40 to +85
C
INDEX
AREA
1 2
16
D
E
SEATING
PLANE
A1
A
e
- C -
B
.10 (.004)
C
C
L
H
h x 45
Millimeters
Inches
Symbol
Min
Max
Min
Max
A
1.35
1.75
.0532
.0688
A1
0.10
0.25
.0040
.0098
B
0.33
0.51
.013
.020
C
0.19
0.25
.0075
.0098
D
9.80
10.00
.3859
.3937
E
3.80
4.00
.1497
.1574
e
1.27 BASIC
0.050 BASIC
H
5.80
6.20
.2284
.2440
h
0.25
0.50
.010
.020
L
0.40
1.27
.016
.050
0
8
0
8
PDF 
ZIP