ChipFind - документация

Электронный компонент: ICS8421002AGI-01LF

Скачать:  PDF   ZIP

Document Outline

8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
1
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
G
ENERAL
D
ESCRIPTION
The ICS8421002I-01 is a 2 output HSTL
Synthesizer optimized to generate Ethernet
reference clock frequencies and is a member of
the HiPerClocks
TM
family of high performance
clock solutions from ICS. Using a 25MHz,
18pF parallel resonant crystal, the following frequencies
can be generated based on the 2 frequency select pins
(F_SEL[1:0]): 156.25MHz, 125MHz and 62.5MHz. The
ICS8421002I-01 uses ICS' 3
rd
generation low phase
noise VCO technology and can achieve 1ps or lower typi-
cal r ms phase jitter, easily meeting Ether net jitter
requirements. The ICS8421002I-01 is packaged in a small
20-pin TSSOP package.
F
EATURES
Two HSTL outputs (VOHmax = 1.5V)
Selectable crystal oscillator interface
or LVCMOS/LVTTL single-ended input
Supports the following output frequencies: 156.25MHz,
125MHz, 62.5MHz
VCO range: 560MHz - 680MHz
RMS phase jitter @ 156.25MHz, using a 25MHz crystal
(1.875MHz - 20MHz): 0.44ps (typical)
Power supply modes:
Core/Output
3.3V/1.8V
2.5V/1.8V
-40C to 85C ambient operating temperature
Available in both standard and lead-free RoHS compliant
packages
HiPerClockSTM
ICS
1
1
0
1
0
Phase
Detector
VCO
M = 25 (fixed)
F_SEL[1:0]
0 0 4
(default)
0 1 5
1 0 10
1 1
Not Used
2
OSC
ICS8421002I-01
20-Lead TSSOP
6.5mm x 4.4mm x 0.92mm
package body
G Package
Top View
B
LOCK
D
IAGRAM
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
)
.
f
e
R
z
H
M
5
2
(
1
L
E
S
_
F
0
L
E
S
_
F
r
e
d
i
v
i
D
M
e
u
l
a
V
r
e
d
i
v
i
D
N
e
u
l
a
V
0
0
5
2
4
5
2
.
6
5
1
0
1
5
2
5
5
2
1
1
0
5
2
0
1
5
.
2
6
1
1
d
e
s
u
t
o
n
d
e
s
u
t
o
n
F
REQUENCY
S
ELECT
F
UNCTION
T
ABLE
F_SEL[1:0]
nPLL_SEL
REF_CLK
XTAL_IN
XTAL_OUT
nXTAL_SEL
MR
Q0
nQ0
Q1
nQ1
Pulldown
Pulldown
25MHz
Pulldown
Pulldown
Pulldown
nc
V
DDO
Q0
nQ0
MR
nPLL_SEL
nc
V
DDA
F_SEL0
V
DD
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DDO
Q1
nQ1
GND
V
DD
nXTAL_SEL
REF_CLK
XTAL_IN
XTAL_OUT
F_SEL1
P
IN
A
SSIGNMENT
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
2
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
T
ABLE
1. P
IN
D
ESCRIPTIONS
T
ABLE
2. P
IN
C
HARACTERISTICS
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
C
N
I
e
c
n
a
t
i
c
a
p
a
C
t
u
p
n
I
4
F
p
R
N
W
O
D
L
L
U
P
r
o
t
s
i
s
e
R
n
w
o
d
ll
u
P
t
u
p
n
I
1
5
k
r
e
b
m
u
N
e
m
a
N
e
p
y
T
n
o
i
t
p
i
r
c
s
e
D
7
,
1
c
n
d
e
s
u
n
U
.
t
c
e
n
n
o
c
o
N
0
2
,
2
V
O
D
D
r
e
w
o
P
.
s
n
i
p
y
l
p
p
u
s
t
u
p
t
u
O
4
,
3
0
Q
n
,
0
Q
t
u
p
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
S
H
.
r
i
a
p
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
f
i
D
5
R
M
t
u
p
n
I
n
w
o
d
ll
u
P
e
r
a
s
r
e
d
i
v
i
d
l
a
n
r
e
t
n
i
e
h
t
,
H
G
I
H
c
i
g
o
l
n
e
h
W
.
t
e
s
e
R
r
e
t
s
a
M
H
G
I
H
e
v
i
t
c
A
x
Q
n
s
t
u
p
t
u
o
d
e
t
r
e
v
n
i
e
h
t
d
n
a
w
o
l
o
g
o
t
x
Q
s
t
u
p
t
u
o
e
u
r
t
e
h
t
g
n
i
s
u
a
c
t
e
s
e
r
e
r
a
s
t
u
p
t
u
o
e
h
t
d
n
a
s
r
e
d
i
v
i
d
l
a
n
r
e
t
n
i
e
h
t
,
W
O
L
c
i
g
o
l
n
e
h
W
.
h
g
i
h
o
g
o
t
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
d
e
l
b
a
n
e
6
L
E
S
_
L
L
P
n
t
u
p
n
I
n
w
o
d
ll
u
P
n
e
h
W
.
s
r
e
d
i
v
i
d
e
h
t
o
t
t
u
p
n
i
s
a
K
L
C
_
F
E
R
d
n
a
L
L
P
e
h
t
n
e
e
w
t
e
b
s
t
c
e
l
e
S
k
c
o
l
c
e
c
n
e
r
e
f
e
r
e
h
t
s
t
c
e
l
e
s
e
d
,
H
G
I
H
n
e
h
W
.
)
e
l
b
a
n
E
L
L
P
(
L
L
P
s
t
c
e
l
e
s
,
W
O
L
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
)
s
s
a
p
y
B
L
L
P
(
8
V
A
D
D
r
e
w
o
P
.
n
i
p
y
l
p
p
u
s
g
o
l
a
n
A
1
1
,
9
,
0
L
E
S
_
F
1
L
E
S
_
F
t
u
p
n
I
n
w
o
d
ll
u
P
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
s
n
i
p
t
c
e
l
e
s
y
c
n
e
u
q
e
r
F
6
1
,
0
1
V
D
D
r
e
w
o
P
.
n
i
p
y
l
p
p
u
s
e
r
o
C
3
1
,
2
1
,
T
U
O
_
L
A
T
X
N
I
_
L
A
T
X
t
u
p
n
I
,
t
u
p
t
u
o
e
h
t
s
i
T
U
O
_
L
A
T
X
.
e
c
a
f
r
e
t
n
i
l
a
t
s
y
r
c
t
n
a
n
o
s
e
r
l
e
ll
a
r
a
P
.
t
u
p
n
i
e
h
t
s
i
N
I
_
L
A
T
X
4
1
K
L
C
_
F
E
R
t
u
p
n
I
n
w
o
d
ll
u
P
.
t
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
L
T
T
V
L
/
S
O
M
C
V
L
5
1
L
E
S
_
L
A
T
X
n
t
u
p
n
I
n
w
o
d
ll
u
P
e
c
n
e
r
e
f
e
R
L
L
P
e
h
t
e
h
t
s
a
s
t
u
p
n
i
K
L
C
_
F
E
R
r
o
l
a
t
s
y
r
c
n
e
e
w
t
e
b
s
t
c
e
l
e
S
.
H
G
I
H
n
e
h
w
K
L
C
_
F
E
R
s
t
c
e
l
e
S
.
W
O
L
n
e
h
w
s
t
u
p
n
i
L
A
T
X
s
t
c
e
l
e
S
.
e
c
r
u
o
s
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
7
1
D
N
G
r
e
w
o
P
.
d
n
u
o
r
g
y
l
p
p
u
s
r
e
w
o
P
9
1
,
8
1
1
Q
,
1
Q
n
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
S
H
.
r
i
a
p
t
u
p
t
u
o
l
a
i
t
n
e
r
e
f
f
i
D
:
E
T
O
N
n
w
o
d
ll
u
P
.
s
e
u
l
a
v
l
a
c
i
p
y
t
r
o
f
,
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
n
i
P
,
2
e
l
b
a
T
e
e
S
.
s
r
o
t
s
i
s
e
r
t
u
p
n
i
l
a
n
r
e
t
n
i
o
t
s
r
e
f
e
r
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
3
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
4.6V
Inputs, V
I
-0.5V to V
DD
+ 0.5V
Outputs, I
O
Continuous Current
50mA
Surge Current
100mA
Package Thermal Impedance,
JA
73.2C/W (0 lfpm)
Storage Temperature, T
STG
-65C to 150C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics
or
AC Character-
istics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
T
ABLE
3A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V5%, V
DDO
= 1.8V0.2V, T
A
= -40C
TO
85C
T
ABLE
3C. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V5%
OR
2.5V5%, V
DDO
= 1.8V0.2V,
T
A
= -40C
TO
85C
T
ABLE
3B. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 2.5V5%, V
DDO
= 1.8V0.2V, T
A
= -40C
TO
85C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
r
o
C
5
3
1
.
3
3
.
3
5
6
4
.
3
V
V
A
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
g
o
l
a
n
A
5
3
1
.
3
3
.
3
5
6
4
.
3
V
V
O
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
t
u
p
t
u
O
5
3
1
.
3
3
.
3
5
6
4
.
3
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
0
1
1
A
m
I
A
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
g
o
l
a
n
A
2
1
A
m
I
O
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
t
u
p
t
u
O
d
a
o
L
o
N
0
A
m
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
r
o
C
5
7
3
.
2
5
.
2
5
2
6
.
2
V
V
A
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
g
o
l
a
n
A
5
7
3
.
2
5
.
2
5
2
6
.
2
V
V
O
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
t
u
p
t
u
O
5
7
3
.
2
5
.
2
5
2
6
.
2
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
6
9
A
m
I
A
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
g
o
l
a
n
A
2
1
A
m
I
O
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
t
u
p
t
u
O
d
a
o
L
o
N
0
A
m
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
V
D
D
V
3
.
3
=
2
V
D
D
3
.
0
+
V
V
D
D
V
5
.
2
=
7
.
1
V
D
D
3
.
0
+
V
V
L
I
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
V
D
D
V
3
.
3
=
3
.
0
-
8
.
0
V
V
D
D
V
5
.
2
=
3
.
0
-
7
.
0
V
I
H
I
t
u
p
n
I
t
n
e
r
r
u
C
h
g
i
H
,
R
M
,
K
L
C
_
F
E
R
,
1
L
E
S
_
F
,
0
L
E
S
_
F
L
E
S
_
L
A
T
X
n
,
L
E
S
_
L
L
P
n
V
D
D
V
=
N
I
5
6
4
.
3
=
V
5
.
2
r
o
0
5
1
A
I
L
I
t
u
p
n
I
t
n
e
r
r
u
C
w
o
L
,
R
M
,
K
L
C
_
F
E
R
,
1
L
E
S
_
F
,
0
L
E
S
_
F
L
E
S
_
L
A
T
X
n
,
L
E
S
_
L
L
P
n
V
D
D
,
V
5
.
2
r
o
V
5
6
4
.
3
=
V
N
I
V
0
=
0
5
1
-
A
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
4
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
T
ABLE
4. C
RYSTAL
C
HARACTERISTICS
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
n
o
i
t
a
ll
i
c
s
O
f
o
e
d
o
M
l
a
t
n
e
m
a
d
n
u
F
y
c
n
e
u
q
e
r
F
4
.
2
2
5
2
2
.
7
2
z
H
M
)
R
S
E
(
e
c
n
a
t
s
i
s
e
R
s
e
i
r
e
S
t
n
e
l
a
v
i
u
q
E
0
5
e
c
n
a
t
i
c
a
p
a
C
t
n
u
h
S
7
F
p
l
e
v
e
L
e
v
i
r
D
1
W
m
.
l
a
t
s
y
r
c
t
n
a
n
o
s
e
r
l
e
ll
a
r
a
p
F
p
8
1
n
a
g
n
i
s
u
d
e
z
i
r
e
t
c
a
r
a
h
C
:
E
T
O
N
T
ABLE
3D. HSTL DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V5%,V
DDO
= 1.8V0.2V, T
A
= -40C
TO
85C
T
ABLE
3E. HSTL DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 2.5V5%,V
DDO
= 1.8V0.2V, T
A
= -40C
TO
85C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
O
1
E
T
O
N
;
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
0
.
1
5
.
1
V
V
L
O
1
E
T
O
N
;
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
0
5
.
0
V
V
X
O
2
E
T
O
N
;
e
g
a
t
l
o
V
r
e
v
o
s
s
o
r
C
t
u
p
t
u
O
0
4
0
6
%
V
G
N
I
W
S
g
n
i
w
S
e
g
a
t
l
o
V
t
u
p
t
u
O
k
a
e
P
-
o
t
-
k
a
e
P
6
.
0
3
.
1
V
0
5
h
t
i
w
d
e
t
a
n
i
m
r
e
t
s
t
u
p
t
u
O
:
1
E
T
O
N
.
d
n
u
o
r
g
o
t
.
n
o
i
t
i
d
n
o
c
n
e
v
i
g
a
t
a
g
n
i
w
s
e
g
a
t
l
o
v
t
u
p
t
u
o
o
t
t
c
e
p
s
e
r
h
t
i
w
d
e
n
i
f
e
D
:
2
E
T
O
N
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
O
1
E
T
O
N
;
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
8
.
0
5
.
1
V
V
L
O
1
E
T
O
N
;
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
0
6
.
0
V
V
X
O
2
E
T
O
N
;
e
g
a
t
l
o
V
r
e
v
o
s
s
o
r
C
t
u
p
t
u
O
0
4
0
6
%
V
G
N
I
W
S
g
n
i
w
S
e
g
a
t
l
o
V
t
u
p
t
u
O
k
a
e
P
-
o
t
-
k
a
e
P
5
.
0
5
.
1
V
0
5
h
t
i
w
d
e
t
a
n
i
m
r
e
t
s
t
u
p
t
u
O
:
1
E
T
O
N
.
d
n
u
o
r
g
o
t
.
n
o
i
t
i
d
n
o
c
n
e
v
i
g
a
t
a
g
n
i
w
s
e
g
a
t
l
o
v
t
u
p
t
u
o
o
t
t
c
e
p
s
e
r
h
t
i
w
d
e
n
i
f
e
D
:
2
E
T
O
N
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
5
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
T
ABLE
5A. AC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V5%,V
DDO
= 1.8V0.2V, T
A
= -40C
TO
85C
T
ABLE
5B. AC C
HARACTERISTICS
,
V
DD
= V
DDA
= 2.5V5%,V
DDO
= 1.8V0.2V, T
A
= -40C
TO
85C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
T
U
O
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
0
0
=
]
0
:
1
[
L
E
S
_
F
0
4
1
0
7
1
z
H
M
1
0
=
]
0
:
1
[
L
E
S
_
F
2
1
1
6
3
1
z
H
M
0
1
=
]
0
:
1
[
L
E
S
_
F
6
5
8
6
z
H
M
t
)
o
(
k
s
3
,
1
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
0
2
s
p
t
)
(
t
ij
;
)
m
o
d
n
a
R
(
r
e
t
t
i
J
e
s
a
h
P
S
M
R
2
E
T
O
N
)
z
H
M
0
2
-
z
H
M
5
7
8
.
1
(
,
z
H
M
5
2
.
6
5
1
4
4
.
0
s
p
)
z
H
M
0
2
-
z
H
M
5
7
8
.
1
(
,
z
H
M
5
2
1
8
4
.
0
s
p
)
z
H
M
0
2
-
z
H
M
5
7
8
.
1
(
,
z
H
M
5
.
2
6
9
4
.
0
s
p
t
R
t
/
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
%
0
8
o
t
%
0
2
5
1
2
5
1
8
s
p
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
8
4
2
5
%
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
1
E
T
O
N
V
t
a
d
e
r
u
s
a
e
M
O
D
D
.
2
/
.
t
o
l
P
e
s
i
o
N
e
s
a
h
P
e
h
t
o
t
r
e
f
e
r
e
s
a
e
l
P
:
2
E
T
O
N
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
3
E
T
O
N
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
T
U
O
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
0
0
=
]
0
:
1
[
L
E
S
_
F
0
4
1
0
7
1
z
H
M
1
0
=
]
0
:
1
[
L
E
S
_
F
2
1
1
6
3
1
z
H
M
0
1
=
]
0
:
1
[
L
E
S
_
F
6
5
8
6
z
H
M
t
)
o
(
k
s
3
,
1
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
0
2
s
p
t
)
(
t
ij
;
)
m
o
d
n
a
R
(
r
e
t
t
i
J
e
s
a
h
P
S
M
R
2
E
T
O
N
)
z
H
M
0
2
-
z
H
M
5
7
8
.
1
(
,
z
H
M
5
2
.
6
5
1
1
4
.
0
s
p
)
z
H
M
0
2
-
z
H
M
5
7
8
.
1
(
,
z
H
M
5
2
1
9
4
.
0
s
p
)
z
H
M
0
2
-
z
H
M
5
7
8
.
1
(
,
z
H
M
5
.
2
6
0
5
.
0
s
p
t
R
t
/
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
%
0
8
o
t
%
0
2
5
1
3
5
1
7
s
p
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
8
4
2
5
%
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
1
E
T
O
N
V
t
a
d
e
r
u
s
a
e
M
O
D
D
.
2
/
.
t
o
l
P
e
s
i
o
N
e
s
a
h
P
e
h
t
o
t
r
e
f
e
r
e
s
a
e
l
P
2
E
T
O
N
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
3
E
T
O
N
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
6
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
T
YPICAL
P
HASE
N
OISE
AT
156.25MH
Z
@ 3.3V
156.25MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.44ps (typical)
O
FFSET
F
REQUENCY
(H
Z
)
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
100
1k
10k
100k
1M
10M
100M
Ethernet Jitter Filter
Phase Noise Result by adding
Ethernet Filter to raw data
Raw Phase Noise Data
dBc
Hz
N
OISE
P
O
WER
T
YPICAL
P
HASE
N
OISE
AT
62.5MH
Z
@ 3.3V
62.5MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.49ps
O
FFSET
F
REQUENCY
(H
Z
)
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
-200
100
1k
10k
100k
1M
10M
100M
Ethernet Jitter Filter
Phase Noise Result by adding
Ethernet Filter to raw data
Raw Phase Noise Data
dBc
Hz
N
OISE
P
O
WER
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
7
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
P
ARAMETER
M
EASUREMENT
I
NFORMATION
t
PW
t
PERIOD
t
PW
t
PERIOD
odc =
x 100%
Q0, Q1
O
UTPUT
S
KEW
HSTL 2.5V/1.8V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
HSTL 3.3V/1.8V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
O
UTPUT
R
ISE
/F
ALL
T
IME
Clock
Outputs
20%
80%
80%
20%
t
R
t
F
V
SW I N G
nQ0, nQ1
Phase Noise Mask
Offset Frequency
f
1
f
2
Phase Noise Plot
RMS Jitter = Area Under the Masked Phase Noise Plot
Noise P
o
w
er
t
sk(o)
Qy
Qx
nQy
nQx
RMS P
HASE
J
ITTER
O
UTPUT
D
UTY
C
YCLE
/P
ULSE
W
IDTH
/P
ERIOD
SCOPE
HSTL
Qx
nQx
V
DD
V
DDA
V
DDO
GND
0V
SCOPE
HSTL
Qx
nQx
V
DD
V
DDA
V
DDO
GND
0V
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
8
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
C
RYSTAL
I
NPUT
I
NTERFACE
The ICS8421002I-01 has been characterized with 18pF par-
allel resonant crystals. The capacitor values shown in
Figure
Figure 2. C
RYSTAL
I
NPU
t I
NTERFACE
2
below were determined using a 25MHz 18pF parallel reso-
nant crystal and were chosen to minimize the ppm error.
ICS8421002I-01
A
PPLICATION
I
NFORMATION
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS8421002I-01 provides
separate power supplies to isolate any high switching
noise from the outputs to the internal PLL. V
DD
, V
DDA
, and V
DDO
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required.
Figure 1
illustrates how
a 10
resistor along with a 10F and a .01F bypass
capacitor should be connected to each V
DDA
.
P
OWER
S
UPPLY
F
ILTERING
T
ECHNIQUES
F
IGURE
1. P
OWER
S
UPPLY
F
ILTERING
10
V
DDA
10
F
.01
F
3.3V or 2.5V
.01
F
V
DD
C1
22p
X1
18pF Parallel Crystal
C2
22p
XTAL_OUT
XTAL_IN
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
9
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
P
OWER
C
ONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS8421002I-01.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS8421002I-01 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for V
DD
= 3.3V + 5% = 3.465V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
Power (core)
MAX
= V
DD_MAX
* I
DD_MAX
= 3.465V * 122mA = 422.7mW
Power (outputs)
MAX
= 32.8mW/Loaded Output pair
If all outputs are loaded, the total power is 2 * 32.8mW = 65.6mW
Total Power
_MAX
(3.465V, with all outputs switching) = 422.7mW + 65.6mW = 488.3mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the
device. The maximum recommended junction temperature for HiPerClockS
TM
devices is 125C.
The equation for Tj is as follows: Tj =
JA
* Pd_total + T
A
Tj = Junction Temperature
JA
= Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
T
A
= Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance
JA
must be used. Assuming a
moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6C/W per Table 6 below.
Therefore, Tj for an ambient temperature of 85C with all outputs switching is:
85C + 0.488W * 66.6C/W = 117.5C. This is
below the limit of 125C.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,
and the type of board (single layer or multi-layer).


JA
by Velocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
114.5C/W
98.0C/W
88.0C/W
Multi-Layer PCB, JEDEC Standard Test Boards
73.2C/W
66.6C/W
63.5C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
T
ABLE
6. T
HERMAL
R
ESISTANCE


JA
FOR
20-
PIN
TSSOP, F
ORCED
C
ONVECTION
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
10
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
3. Calculations and Equations.
The purpose of this section is to derive the power dissipated into the load.
HSTL output driver circuit and termination are shown in
Figure 3.
T
o calculate worst case power dissipation into the load, use the following equations which assume a 50
load.
Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.
Pd_H = (V
OH_MAX
/R
L
) * (V
DD_MAX
- V
OH_MAX
)
Pd_L = (V
OL_MAX
/R
L
) * (V
DD_MAX
- V
OL_MAX
)
Pd_H = (1V/50
) * (2V - 1V) = 20mW
Pd_L = (0.4V/50
) * (2V - 0.4V) = 12.8mW
Total Power Dissipation per output pair = Pd_H + Pd_L = 32.8mW
F
IGURE
3. HSTL D
RIVER
C
IRCUIT
AND
T
ERMINATION
V
DDO
V
OUT
RL
50
Q1
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
11
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
R
ELIABILITY
I
NFORMATION
T
RANSISTOR
C
OUNT
The transistor count for ICS8421002I-01 is: 2951
T
ABLE
7.
JA
VS
. A
IR
F
LOW
T
ABLE
FOR
20 L
EAD
TSSOP


JA
by Velocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
114.5C/W
98.0C/W
88.0C/W
Multi-Layer PCB, JEDEC Standard Test Boards
73.2C/W
66.6C/W
63.5C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
12
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
P
ACKAGE
O
UTLINE
- G S
UFFIX
FOR
20 L
EAD
TSSOP
T
ABLE
7. P
ACKAGE
D
IMENSIONS
L
O
B
M
Y
S
s
r
e
t
e
m
i
l
l
i
M
N
I
M
X
A
M
N
0
2
A
-
-
0
2
.
1
1
A
5
0
.
0
5
1
.
0
2
A
0
8
.
0
5
0
.
1
b
9
1
.
0
0
3
.
0
c
9
0
.
0
0
2
.
0
D
0
4
.
6
0
6
.
6
E
C
I
S
A
B
0
4
.
6
1
E
0
3
.
4
0
5
.
4
e
C
I
S
A
B
5
6
.
0
L
5
4
.
0
5
7
.
0
0
8
a
a
a
-
-
0
1
.
0
Reference Document: JEDEC Publication 95, MO-153
8421002AGI-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 6, 2006
13
Integrated
Circuit
Systems, Inc.
ICS8421002I-01
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
HSTL F
REQUENCY
S
YNTHESIZER
T
ABLE
9. O
RDERING
I
NFORMATION
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or
for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal
commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended
without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in
life support devices or critical medical instruments.
The aforementioned trademarks, HiPerClockS and F
EMTO
C
LOCKS
are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.
r
e
b
m
u
N
r
e
d
r
O
/
t
r
a
P
g
n
i
k
r
a
M
e
g
a
k
c
a
P
g
n
i
g
a
k
c
a
P
g
n
i
p
p
i
h
S
e
r
u
t
a
r
e
p
m
e
T
1
0
-
I
G
A
2
0
0
1
2
4
8
S
C
I
1
0
I
A
2
0
0
1
2
4
S
C
I
P
O
S
S
T
d
a
e
L
0
2
e
b
u
t
C
5
8
o
t
C
0
4
-
T
1
0
-
I
G
A
2
0
0
1
2
4
8
S
C
I
1
0
I
A
2
0
0
1
2
4
S
C
I
P
O
S
S
T
d
a
e
L
0
2
l
e
e
r
&
e
p
a
t
0
0
5
2
C
5
8
o
t
C
0
4
-
F
L
1
0
-
I
G
A
2
0
0
1
2
4
8
S
C
I
L
1
0
I
A
2
0
0
1
S
C
I
P
O
S
S
T
"
e
e
r
F
-
d
a
e
L
"
d
a
e
L
0
2
e
b
u
t
C
5
8
o
t
C
0
4
-
T
F
L
1
0
-
I
G
A
2
0
0
1
2
4
8
S
C
I
L
1
0
I
A
2
0
0
1
S
C
I
P
O
S
S
T
"
e
e
r
F
-
d
a
e
L
"
d
a
e
L
0
2
l
e
e
r
&
e
p
a
t
0
0
5
2
C
5
8
o
t
C
0
4
-
.
t
n
a
il
p
m
o
c
S
H
o
R
e
r
a
d
n
a
n
o
i
t
a
r
u
g
i
f
n
o
C
e
e
r
F
-
b
P
e
h
t
e
r
a
r
e
b
m
u
n
t
r
a
p
e
h
t
o
t
x
i
f
f
u
s
"
F
L
"
n
a
h
t
i
w
d
e
r
e
d
r
o
e
r
a
t
a
h
t
s
t
r
a
P
:
E
T
O
N