ChipFind - документация

Электронный компонент: HA7-5221-5

Скачать:  PDF   ZIP
1
TM
File Number
2915.5
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil and Design is a trademark of Intersil Corporation.
|
Copyright
Intersil Corporation 2000
HA-5221
100MHz, Low Noise, Precision
Operational Amplifier
The HA-5221 is a single high performance dielectrically
isolated, op amp, featuring precision DC characteristics while
providing excellent AC characteristics. Designed for audio,
video, and other demanding applications, noise (3.4nV/
Hz at
1kHz), total harmonic distortion (<0.005%), and DC errors are
kept to a minimum.
The precision performance is shown by low offset voltage
(0.3mV), low bias currents (40nA), low offset currents
(15nA), and high open loop gain (128dB). The combination
of these excellent DC characteristics with the fast settling
time (0.4
s) makes the HA-5221 ideally suited for precision
signal conditioning.
The unique design of the HA-5221 gives it outstanding AC
characteristics not normally associated with precision op
amps, high unity gain bandwidth (35MHz) and high slew rate
(25V/
s). Other key specifications include high CMRR (95dB)
and high PSRR (100dB). The combination of these
specifications will allow the HA-5221 to be used in RF signal
conditioning as well as video amplifiers.
For MIL-STD-883C compliant product and Ceramic LCC
packaging, consult the HA-5221/883C data sheet. (Intersil
AnswerFAX (321-724-7800) Document #3716.)
Features
Gain Bandwidth Product. . . . . . . . . . . . . . . . . . . . 100MHz
Unity Gain Bandwidth. . . . . . . . . . . . . . . . . . . . . . . 35MHz
Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25V/
s
Low Offset Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 0.3mV
High Open Loop Gain. . . . . . . . . . . . . . . . . . . . . . . 128dB
Low Noise Voltage at 1kHz. . . . . . . . . . . . . . . . 3.4nV/
Hz
High Output Current . . . . . . . . . . . . . . . . . . . . . . . . . 56mA
Low Supply Current . . . . . . . . . . . . . . . . . . . . . . . . . . 8mA
Applications
Precision Test Systems
Active Filtering
Small Signal Video
Accurate Signal Processing
RF Signal Conditioning
Pinout
HA-5221
(CERDIP, SOIC)
TOP VIEW
Ordering Information
PART NUMBER
(BRAND)
TEMP.
RANGE (
o
C)
PACKAGE
PKG.
NO.
HA7-5221-5
0 to 75
8 Ld CERDIP
F8.3A
HA9P5221-5
(H52215)
0 to 75
8 Ld SOIC
M8.15
1
2
3
4
8
7
6
5
+
+BAL
V+
OUT
NC
-BAL
-IN
+IN
V-
Data Sheet
April 2000
2
Absolute Maximum Ratings
Thermal Information
Supply Voltage Between V+ and V- Terminals. . . . . . . . . . . . . . 35V
Differential Input Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . 5V
Output Current Short Circuit Duration . . . . . . . . . . . . . . . . Indefinite
Operating Conditions
Temperature Range
HA-5221-5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0
o
C to 75
o
C
Thermal Resistance (Typical, Note 2)
JA
(
o
C/W)
JC
(
o
C/W)
CERDIP Package . . . . . . . . . . . . . . . . .
135
50
SOIC Package . . . . . . . . . . . . . . . . . . .
157
N/A
Maximum Junction Temperature (Hermetic Package) . . . . . . . 175
o
C
Maximum Junction Temperature (Plastic Package) . . . . . . . 150
o
C
Maximum Storage Temperature Range . . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. Input is protected by back-to-back zener diodes. See applications section.
2.
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
V
SUPPLY
=
15V, Unless Otherwise Specified
PARAMETER
TEST CONDITIONS
TEMP. (
o
C)
MIN
TYP
MAX
UNITS
INPUT CHARACTERISTICS
Input Offset Voltage
25
-
0.30
0.75
mV
Full
-
0.35
1.5
mV
Average Offset Voltage Drift
Full
-
0.5
-
V/
o
C
Input Bias Current
25
-
40
100
nA
Full
-
70
200
nA
Input Offset Current
25
-
15
100
nA
Full
-
30
150
nA
Input Offset Voltage Match
25
-
400
750
V
Full
-
-
1500
V
Common Mode Range
25
12
-
-
V
Differential Input Resistance
25
-
70
-
k
Input Noise Voltage
f = 0.1Hz to 10Hz
25
-
0.25
-
V
P-P
Input Noise Voltage Density (Notes 3, 11) f = 10Hz
25
-
6.2
10
nV/
Hz
f = 100Hz
25
-
3.6
6
nV/
Hz
f = 1000Hz
25
-
3.4
4.0
nV/
Hz
Input Noise Current Density (Notes 3, 11)
f = 10Hz
25
-
4.7
8.0
pA/
Hz
f = 100Hz
25
-
1.8
2.8
pA/
Hz
f = 1000Hz
25
-
0.97
1.8
pA/
Hz
THD+N
Note 4
25
-
<0.005
-
%
TRANSFER CHARACTERISTICS
Large Signal Voltage Gain
Note 5
25
106
128
-
dB
Full
100
120
-
dB
CMRR
V
CM
=
10V
Full
86
95
-
dB
Unity Gain Bandwidth
-3dB
25
-
35
-
MHz
HA-5221
3
Gain Bandwidth Product
1kHz to 400kHz
25
-
100
-
MHz
Minimum Stable Gain
Full
1
-
-
V/V
OUTPUT CHARACTERISTICS
Output Voltage Swing
R
L
= 333
Full
10
-
-
V
R
L
= 1k
25
12
12.5
-
V
R
L
= 1k
Full
11.5
12.1
-
V
Output Current
V
OUT
=
10V
Full
30
56
-
mA
Output Resistance
25
-
10
-
Full Power Bandwidth
Note 6
25
239
398
-
kHz
TRANSIENT RESPONSE (Note 11)
Slew Rate
Notes 7, 11
Full
15
25
-
V/
s
Rise Time
Notes 8, 11
Full
-
13
20
ns
Overshoot
Notes 8, 11
Full
-
28
50
%
Settling Time (Notes 9, 10)
0.1%
25
-
0.4
-
s
0.01%
25
-
1.5
-
s
POWER SUPPLY
PSRR
V
S
=
10V to
20V
Full
86
100
-
dB
Supply Current
Full
-
8
11
mA
NOTES:
3. Refer to typical performance curve in data sheet.
4. A
VCL
= 10, f
O
= 1kHz, V
O
= 5V
RMS
, R
L
= 600
, 10Hz to 100kHz, minimum resolution of test equipment is 0.005%.
5. V
OUT
= 0 to
10V, R
L
= 1k
, C
L
= 50pF.
6. Full Power Bandwidth is calculated by: FPBW =
.
7. V
OUT
=
2.5V, R
L
= 1k
, C
L
= 50pF.
8. V
OUT
=
100mV, R
L
= 1k
, C
L
= 50pF.
9. Settling time is specified for a 10V step and A
V
= -1.
10. See Test Circuits.
11. Guaranteed by characterization.
Electrical Specifications
V
SUPPLY
=
15V, Unless Otherwise Specified (Continued)
PARAMETER
TEST CONDITIONS
TEMP. (
o
C)
MIN
TYP
MAX
UNITS
Slew Rate
2
V
PEAK
---------------------------
V
PEAK
10V
=
,
Test Circuits and Waveforms
FIGURE 1. TRANSIENT RESPONSE TEST CIRCUIT
+
1k
V
OUT
V
IN
50pF
-
HA-5221
4
Application Information
Operation at Various Supply Voltages
The HA-5221 operates over a wide range of supply voltages
with little variation in performance. The supplies may be
varied from
5V to
15V. See typical performance curves for
variations in supply current, slew rate and output voltage
swing.
Offset Adjustment
The following diagram shows the offset voltage adjustment
configuration for the HA-5221. By moving the potentiometer
wiper towards pin 8 (+BAL), the op amps output voltage will
increase; towards pin 1 (-BAL) decreases the output voltage.
A 20k
trim pot will allow an offset voltage adjustment of
about 10mV.
Capacitive Loading Considerations
When driving capacitive loads >80pF, a small resistor, 50
to 100
, should be connected in series with the output and
inside the feedback loop.
FIGURE 2. LARGE SIGNAL RESPONSE
FIGURE 3. SMALL SIGNAL RESPONSE
NOTES:
12. A
V
= -1.
13. Feedback and summing resistors must be matched (0.1%).
14. HP5082-2810 clipping diodes recommended.
15. Tektronix P6201 FET probe used at settling point.
FIGURE 4. SETTLING TIME TEST CIRCUIT
Test Circuits and Waveforms
(Continued)
2.5V
0V
-2.5V
2.5V
0V
-2.5V
V
OUT
= 2.5V
Vertical Scale = 2V/Div.,
Horizontal Scale = 200ns/Div.
100mV
0V
-100mV
100mV
0V
-100mV
V
OUT
=
100mV
Vertical Scale = 100mV/Div.,
Horizontal Scale = 200ns/Div.
V
IN
V
OUT
+
V
OUT
V
IN
5K
5K
2K
2K
V
SETTLE
7
1
8
6
2
3
+15V
4
-15V
R
P
+
HA-5221
5
Saturation Recovery
When an op amp is over driven, output devices can saturate
and sometimes take a long time to recover. By clamping the
input, output saturation can be avoided. If output saturation
can not be avoided, the maximum recovery time when
overdriven into the positive rail is 10.6
s. When driven into
the negative rail the maximum recovery time is 3.8
s.
Input Protection
The HA-5221 has built in back-to-back protection diodes
which limit the maximum allowable differential input voltage
to approximately 5V. If the HA-5221 is used in circuits where
the maximum differential voltage may be exceeded, then
current limiting resistors must be used. The input current
should be limited to a maximum of 10mA.
PC Board Layout Guidelines
When designing with the HA-5221, good high frequency
(RF) techniques should be used when building a PC board.
Use of ground plane is recommended. Power supply
decoupling is very important. A 0.01
F to 0.1
F high quality
ceramic capacitor at each power supply pin with a 2.2
F to
10
F tantalum close by will provide excellent decoupling.
Chip capacitors produce the best results due to ease of
placement next to the op amp and basically no lead
inductance. If leaded capacitors are used, the leads should
be kept as short as possible to minimize lead inductance.
+
R
LIMIT
R
LIMIT
V
OUT
2
3
6
V
IN
Typical Performance Curves
V
S
=
15V, T
A
= 25
o
C
FIGURE 5. OPEN LOOP GAIN AND PHASE vs FREQUENCY
FIGURE 6. CLOSED LOOP GAIN vs FREQUENCY
FIGURE 7. CLOSED LOOP GAIN vs FREQUENCY
FIGURE 8. VARIOUS CLOSED LOOP GAINS vs FREQUENCY
GAIN
PHASE
GAIN (dB)
FREQUENCY (Hz)
120
100
80
60
40
20
0
1K
10K
100K
1M
100M
0
45
90
135
180
PHASE MARGIN (DEGREES)
R
L
= 1K, C
L
= 50pF
10M
GAIN
PHASE
FREQUENCY (Hz)
GAIN (dB)
PHASE MARGIN (DEGREES)
10K
100K
1M
100M
0
45
90
135
180
10M
12
9
6
3
0
-3
-6
A
V
= +1, R
L
= 1K, C
L
= 50pF
GAIN
PHASE
FREQUENCY (Hz)
GAIN (dB)
PHASE MARGIN (DEGREES)
10K
100K
1M
100M
0
45
90
135
180
10M
9
6
3
0
A
V
= -1, R
L
= 1K, C
L
= 50pF
FREQUENCY (Hz)
PHASE MARGIN (DEGREES)
10K
100K
1M
100M
0
45
90
135
180
10M
80
60
40
20
0
CLOSED LOOP GAIN (dB)
R
L
= 1K, C
L
= 50pF
A
V
= -1000
A
V
= -100
A
V
= -10
A
V
= -1000
A
V
= -100
A
V
= -10
HA-5221