ChipFind - документация

Электронный компонент: HI1178JCQ

Скачать:  PDF   ZIP
10-1100
March 1998
HI1178
Triple 8-Bit, 40 MSPS, RGB,
3-Channel D/A Converter
Features
Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . Triple 8-Bit
Maximum Conversion Speed . . . . . . . . . . . . . . . 40MHz
RGB 3-Channel Input/Output
Differential Linearity Error . . . . . . . . . . . . . . . +0.3 LSB
Low Power Consumption . . . . . . . . . . . . . . . . . .240mW
(200
Load for 2V
P-P
Output)
Single Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . +5V
Low Glitch Noise
Direct Replacement for Sony CXD1178
Applications
Digital TV
Graphics Display
High Resolution Color Graphics
Video Reconstruction
Instrumentation
Image Processing
I/Q Modulation
Description
The HI1178 is a triple 8-bit, high-speed, CMOS D/A
converter designed for video band use. It has three sepa-
rate, 8-bit, pixel inputs, one each for red, green, and blue
video data. A single 5.0V power supply and pixel clock input
is all that is required to make the device operational. A bias
voltage generator is internal. Each channel clock input can
be controlled individually, or connected together as one. The
HI1178 also has BLANK video control signal. Refer to the
HI2304 for 3.3V operation.
Pinout
HI1178
(MQFP)
TOP VIEW
Ordering Information
PART
NUMBER
TEMP.
RANGE (
o
C)
PACKAGE
PKG. NO.
HI1178JCQ
-40 to 85
48 Ld MQFP
Q48.12x12-S
1
2
3
4
5
6
7
8
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
9
10
11
12
13 14 15 16
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
RO
I
REF
V
REF
AV
SS
VB
DV
SS
DV
SS
BCK
GCK
RCK
CE
BLK
R0
R1
R2
R3
R4
R7
G0
G1
G2
G3
R5
R6
DV
DD
DV
DD
AV
DD
AV
DD
AV
DD
VG
BO
BO
GO
GO
RO
AV
DD
G4
G5
G6
G7
B0
B1
B2
B3
B4
B5
B6
B7
File Number
4115.2
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
10-1101
Functional Block Diagram
(LSB) R0
R1
R2
R3
R4
R5
R6
R7
(LSB) B0
B1
B2
B3
B4
B5
B6
B7
BLK
CE
DV
DD
DV
DD
R0
R0
RCK
AV
SS
DV
SS
B0
B0
BCK
V
G
V
REF
I
REF
BIAS VOLTAGE
+
-
GENERATOR
CURRENT CELLS
(FOR FULL SCALE)
CLOCK
GENERATOR
6 MSBs
CURRENT
CELLS
2 LSBs
CURRENT
CELLS
CLOCK
GENERATOR
6 MSBs
CURRENT
CELLS
2 LSBs
CURRENT
CELLS
LATCHES
LATCHES
DECODER
DECODER
DECODER
DECODER
V
B
(LSB) G0
G1
G2
G3
G4
G5
G6
G7
AV
DD
AV
DD
G0
G0
GCK
AV
SS
CLOCK
GENERATOR
6 MSBs
CURRENT
CELLS
2 LSBs
CURRENT
CELLS
LATCHES
DECODER
DECODER
1
2
3
4
5
6
7
8
17
18
19
20
21
22
23
24
25
26
9
10
11
12
13
14
15
16
47
48
36
37
27
43
30
40
41
29
42
34
35
32
44
45
38
39
28
33
AV
DD
46
DV
SS
31
HI1178
10-1102
Pin Descriptions
PIN NO.
SYMBOL
EQUIVALENT CIRCUIT
DESCRIPTION
1 to 8
R0 to R7
Digital input.
9 to 16
G0 to G7
17 to 24
B0 to B7
25
BLK
Blanking pin. No signal at "H" (Output
0V). Output condition at "L".
32
V
B
Connect a capacitor of about 0.1
F.
27
RCK
Clock pin. Moreover all input pins are
TTL-CMOS compatible.
28
CLK
29
BCK
30, 31
DV
SS
Digital GND.
33
AV
SS
Analog GND.
26
CE
Chip enable pin. No signal (Output 0V) at
"H" and minimizes power consumption.
1
24
DV
DD
DV
SS
25
DV
DD
DV
SS
32
DV
SS
DV
DD
DV
DD
+
-
28
29
DV
SS
DV
DD
27
26
DV
SS
DV
DD
HI1178
10-1103
35
I
REF
Connect a resistance 16 times "16R"
that of output resistance value "R".
34
V
REF
Set full scale output value.
42
V
G
Connect a capacitor of about 0.1
F.
43 to 46
AV
DD
Analog V
DD
.
37
RO
Current output pin. Voltage output can
be obtained by connecting a
resistance.
39
GO
41
BO
36
RO
Inverted current output pin. Normally
dropped to analog GND.
38
GO
40
BO
47, 48
DV
DD
Digital V
DD
.
Pin Descriptions
(Continued)
PIN NO.
SYMBOL
EQUIVALENT CIRCUIT
DESCRIPTION
34
AV
SS
AV
DD
AV
DD
35
42
AV
DD
AV
DD
AV
SS
AV
SS
+
-
39
AV
SS
AV
DD
38
AV
SS
AV
DD
41
40
37
36
HI1178
10-1104
I/O Chart
(When Full Scale Output Voltage at 2.00V)
Absolute Maximum Ratings
T
A
= 25
o
C
Thermal Information
Supply Voltage (V
DD
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V
Input Voltage (V
IN
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DD
to V
SS
Output Current (I
OUT
). . . . . . . . . . . . . . . . . . . . . . . . . . . V
DD
to V
SS
Digital Input Voltage (CLK) . . . . . . . . . . . . . . . . . . . . . .0mA to 15mA
(Every Each Channel)
Operating Conditions
Temperature Range (T
OPR
) . . . . . . . . . . . . . . . . . . . . -40
o
C to 85
o
C
Supply Voltage
AV
DD
, AV
SS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.75V to 5.25V
DV
DD
, DV
SS
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.75V to 5.25V
Reference Input Voltage (V
REF
) . . . . . . . . . . . . . . . . . . . . . . . . . . 2V
Clock Pulse Width
t
PW1
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.5ns (Min)
t
PW0
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.5ns (Min)
Thermal Resistance (Typical, Note 1)
JA
(
o
C/W)
MQFP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . .
94
Maximum Junction Temperature (Plastic Package) . . . . . . . . 150
o
C
Maximum Storage Temperature Range (T
STG
) . . . .-65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300
o
C
(Lead Tips Only)
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of
the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
2.
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
f
CLK
= 40MHz, V
DD
= 5V, R
OUT
= 200
, V
REF
= 2.0V, T
A
= 25
o
C
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Resolution
n
-
8
-
bit
Maximum Conversion Speed
f
MAX
40
-
-
MSPS
Linearity Error
E
L
-2.5
-
2.5
LSB
Differential Linearity Error
E
D
-0.3
-
0.3
LSB
Full Scale Output Voltage
V
FS
1.8
2.0
2.2
V
Full Scale Output Ratio (Note 1)
F
SR
0
1.5
3
%
Full Scale Output Current
I
FS
-
10
15
mA
Offset Output Voltage
V
OS
-
-
1
mV
Power Supply Current
I
DD
14.3MHz, at Color Bar Data Input
-
-
48
mA
Digital Input
Current
H Level
I
IH
-
-
5
A
L Level
I
IL
-5
-
-
A
Set Up Time
t
S
5
-
-
ns
Hold Time
t
H
10
-
-
ns
Propagation Delay Time
t
PD
-
10
-
ns
Glitch Energy
GE
R
OUT
= 75
-
30
-
pV/s
Crosstalk
CT
1MHz Sin Wave Output
-
57
-
dB
NOTE:
1. Full scale output ratio =
x 100(%)
Full Scale Voltage of Channel
Average of the Full Scale Voltage of the Channels
------------------------------------------------------------------------------------------------------------------------------------
1
INPUT CODE
OUTPUT CODE
MSB
LSB
1
1
1
1
1
1
1
1
2.0V


1
0
0
0
0
0
0
0
1.0V


0
0
0
0
0
0
0
0
0V
HI1178