1
FN9011.3
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil and Design is a trademark of Intersil Americas Inc.
AthlonTM is a trademark of Advanced Micro Devices, Inc.
|
Copyright Intersil Americas Inc. 2003, 2004, All Rights Reserved
ISL6560
Microprocessor CORE Voltage Regulator
Two-Phase Buck PWM Controller
The ISL6560 two-phase current mode, PWM control IC
together with companion gate drivers, the HIP6601A,
HIP6602A, HIP6603A or HIP6604 and MOSFETs provides a
precision voltage regulation system for advanced
microprocessors. Two-phase power conversion is a marked
departure from earlier single phase converter configurations
previously employed to satisfy the ever increasing current
demands of modern microprocessors. Multi-phase
converters, by distributing the power and load current,
results in smaller and lower cost transistors with fewer input
and output capacitors. These reductions accrue from the
higher effective conversion frequency with higher frequency
ripple current due to the phase interleaving process of this
topology. For example, a two phase converter operating at
350kHz per phase will have a ripple frequency of 700kHz.
Higher converter bandwidth is also achievable, resulting in
faster response to load transients.
An outstanding feature of this controller IC includes high-
side current sensing with a single current sampling resistor
in the input line to the output MOSFET transistors. This
single current sampling resistor monitors each channels
input current assuring excellent current sharing. Current
mode control results in rapid response to changing load
demands.
Also featured are programmable VID codes with an accuracy
of
0.8% that range from 1.1001.850V, and are set by the
microprocessor. Pull up currents on these VID pins
eliminates the need for external pull-up resistors.
Another feature of this controller IC is the PWRGD monitor
circuit and load protection circuits which provide overvoltage
protection, overcurrent protection and undervoltage
indication.
Features
Two-phase power conversion
Precision channel current sharing
Precision CORE voltage regulation
-
0.8% accuracy
Microprocessor voltage identification input
- VRM 9.0 compliant
- 5-bit VID input
- 1.100 to 1.850V in 25mV steps
- Programmable "droop" voltage
Fast transient recovery time
Overcurrent protection
High output ripple frequency. . . . . . . . . . . . . 100kHz to 2MHz
Pb-Free Available (RoHS Compliant)
Applications
VRM9.X modules
AMD AthlonTM processor voltage regulator
Low output voltage, high current DC/DC converters
Related Literature
Technical Brief TB363 Guidelines for Handling and
Processing Moisture Sensitive Surface Mount Devices
(SMDs)
Pinout
ISL6560 (SOIC)
TOP VIEW
Ordering Information
PART NUMBER
TEMP. (C)
PACKAGE
PKG.
DWG.#
ISL6560CB
0 to 70
16 Ld SOIC
M16.15
ISL6560CB-T
16 Ld SOIC Tape and Reel
ISL6560CBZ
(See Note)
0 to 70
16 Ld SOIC
(Pb-free)
M16.15
ISL6560CBZ-T
(See Note)
16 Ld SOIC Tape and Reel (Pb-free)
ISL6560/62EVAL1
Evaluation Platform
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding
compounds/die attach materials and 100% matte tin plate termination finish,
which are RoHS compliant and compatible with both SnPb and Pb-free
soldering operations. Intersil Pb-free products are MSL classified at Pb-free
peak reflow temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020C.
VID4
VID3
VID2
VID1
VID0
CT
PWRGD
REF
PWM1
PWM2
VCC
FB
CS-
COMP
CS+
GND
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
Data Sheet
October 22, 2004
2
FN9011.3
Block Diagram
Simplified Power System Diagram
Functional Pin Description
VID4 (Pin 1), VID3 (Pin 2), VID2 (Pin 3), VID1 (Pin 4)
and VID0 (Pin 5)
Voltage Identification inputs from microprocessor. These pins
respond to TTL and 3.3V logic signals. The ISL6560 decodes
VID bits to establish the output voltage. See Table 1.
COMP (Pin 6)
Output of the internal transconductance error amplifier.
Voltage at this pin sets the output current level of the current
sense comparator. Pulling this pin to ground disables the
oscillator and drives both PWM outputs low.
FB (Pin 7)
Inverting input of the internal transconductance error
amplifier.
CT (Pin 8)
A capacitor on this pin sets the frequency of the internal
oscillator.
GND (Pin 9)
All signals are referenced to this bias and reference ground pin.
PWRGD (Pin 10)
This pin is an internal open drain connection. A high voltage
level at this pin with a resistor connected to this pin and VCC
indicates that CORE voltage is at the proper level,
CS+ (Pin 11) and CS- (Pin 14)
These inputs monitor the supply current to the upper
MOSFETs. CS+ is connected directly to the decoupled
supply voltage and current sensing resistor. CS- is
connected to the other end of the current sensing resistor
and the upper MOSFET drains.
PWM2 (Pin 12) and PWM1 (Pin 13)
PWM outputs that are connected to the gate driver ICs.
REF (Pin 15)
Three volt supply used to bias the output of the
transconductance amplifier.
VCC (Pin 16)
Connect this bias supply pin to a 12V supply.
D/A
UV
OVP
E/A
CMP
PWM1
PWM2
CS+
CS-
GND
REF
VCC
FB
VID4
VID3
VID2
VID1
VID0
COMP
OSCILLATOR
X1.24
PWRGD
3V REFERENCE
BIAS CIRCUITS
UVLO and
CT
CONTROL
LOGIC
+
-
+
-
+
-
X 0.82
+
-
SYNCHRONOUS
ISL6560
MICROPROCESSOR
FB
VID
RECTIFIED BUCK
CHANNEL
SYNCHRONOUS
RECTIFIED BUCK
CHANNEL
PWM 1
PWM 2
VID4
VID3
VID2
VID1
VID0
CT
PWRGD
REF
PWM1
PWM2
VCC
FB
CS-
COMP
CS+
GND
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
ISL6560
3
FN9011.3
Absolute Maximum Ratings
Thermal Information
Supply Voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 15V
CS+. CS- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to VCC + 0.3V
PWRGD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to VCC
All Other Inputs and Outputs . . . . . . . . . . . . . . . . . . . . . . -0.3V to 5V
ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3kV
Operating Conditions
Ambient Temperature Range . . . . . . . . . . . . . . . . . . . . . 0
o
C to 70
o
C
Maximum Operating Junction Temperature . . . . . . . . . . . . . . 125
o
C
Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12V
10%
Thermal Resistance (Note 1)
JA
(
o
C/W)
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
75
Maximum Junction Temperature (Plastic Package) . . . . . . . . 150
o
C
Maximum Storage Temperature Range . . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
JA
is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Electrical Specifications
Recommended Operating Conditions, Unless Otherwise Noted
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
VCC SUPPLY CURRENT
Input Supply Current
I
CC
VCC = 12V
-
5.8
9.0
mA
Input Supply Current, UVLO Mode
I
CC(UVLO)
VCC
V
UVLO
, VCC Rising
-
5.7
8.9
mA
Undervoltage Lock Out Voltage
V
UVLO
5.4
6.4
6.9
V
Undervoltage Lock Out Hysteresis
0.1
0.4
0.8
V
DAC and REFERENCE VOLTAGES
Minimum DAC Programed Voltage
V
FB
DAC Programmed to 1.100V
1.091
1.100
1.109
V
Middle DAC Programed Voltage
V
FB
DAC Programmed to 1.475V
1.463
1.475
1.487
V
Maximum DAC Programed Voltage
V
FB
DAC Programmed to 1.850V
1.835
1.850
1.865
V
Line Regulation
V
FB
VCC = 10V to 14V
-
0.05
-
%
Crowbar Trip Point at FB Input
V
CROWBAR
Percent of Nominal DAC Voltage
114
124
134
%
Crowbar Reset Point at FB Input
V
CROWBAR
Percent of Nominal DAC Voltage
50
60
70
%
Crowbar Response Time
I
CROWBAR
Overvoltage to PWM Going Low
-
300
-
ns
Reference Voltage
V
REF
0mA
I
REF
1mA
2.952
3.000
3.048
V
Output Current
I
REF
1
3
-
mA
VID INPUTS
Input Low Voltage
V
IL(VID)
-
-
0.6
V
Input High Voltage
V
IH(VID)
2.2
-
-
V
VID Pull-Up
I
VID
VIDx = 0V or VIDx = 3V
10
20
40
A
Internal Pull-Up Voltage
4.5
5.0
5.5
V
OSCILLATOR
Maximum Frequency
f
CT(MAX)
2.0
-
-
MHz
Frequency Variation
f
CT
T
A
= 25
o
C, CT = 91pF
430
500
570
kHz
CT Charging Current
I
CT
T
A
= 25
o
C, V
FB
in Regulation
130
150
170
A
CT Charging Current
I
CT
T
A
= 25
o
C, V
FB
= 0V
26
36
46
A
ERROR AMPLIFIER
Output Resistance
R
O(ERR)
-
200
-
k
Transconductance
g
m(ERR)
2.0
2.2
2.4
mS
Output Current
Io
(ERR)
FB Forced to V
OUT
- 3%
-
1
-
mA
ISL6560
4
FN9011.3
.
Input Bias Current
I
FB
-
5
100
nA
Maximum Output Voltage
V
COMP(MAX)
FB Forced to V
OUT
- 3%
-
3.0
-
V
Output Disable Threshold
V
COMP(OFF)
560
720
800
mV
FB Low Foldback Threshold
V
FB(LOW)
375
425
500
mV
-3dB Bandwidth
BW
ERR
COMP = Open
-
500
-
kHz
CURRENT SENSE
Threshold Voltage
V
CS(TH)
CS+ = VCC, FB Forced to V
OUT
- 3%
142
157
172
mV
0.8
COMP
1V
-
0
15
mV
Current Limit Foldback Voltage
V
CS(FOLD)
FB
375mV
75
95
115
mV
V
COMP
/
V
CS
n
i
1 V
V
COMP
3
V
-
12.5
-
V/V
Input Bias Current
I
CS+
, I
CS-
CS+ = CS- = VCC
-
0.5
5.0
A
Response Time
t
CS
CS+ - (CS-)
172mV to PWM Going Low
-
50
-
ns
POWER GOOD COMPARATOR
Undervoltage Threshold
V
PWRGD(UV)
Percent of Nominal Output
76
82
88
%
Overvoltage Threshold
V
PWRGD(OV)
Percent of Nominal Output
114
124
134
%
Output Voltage Low
V
OL(PWRGD)
I
PWRGD(SINK)
= 100
A
-
30
200
mV
Response Time
FB Going High
-
2
-
s
Response Time
FB Going Low
-
200
-
ns
PWM OUTPUTS
Output Voltage Low
V
OL(PWM)
I
PWM(SINK)
= 400
A
-
100
500
mV
Output Voltage High
V
OH(PWM)
I
PWM(SOURCE)
= 400
A
4.5
5.0
5.5
V
Output Current
I
PWM
0.4
1
-
mA
Duty Cycle Limit, by Design
D
MAX
Per Phase, Relative to f
CT
-
-
50
%
Electrical Specifications
Recommended Operating Conditions, Unless Otherwise Noted
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
TABLE 1. VOLTAGE IDENTIFICATION CODES
VID4
VID3
VID2
VID1
VID0
VDAC
1
1
1
1
1
Off
1
1
1
1
0
1.100
1
1
1
0
1
1.125
1
1
1
0
0
1.150
1
1
0
1
1
1.175
1
1
0
1
0
1.200
1
1
0
0
1
1.225
1
1
0
0
0
1.250
1
0
1
1
1
1.275
1
0
1
1
0
1.300
1
0
1
0
1
1.325
1
0
1
0
0
1.350
1
0
0
1
1
1.375
1
0
0
1
0
1.400
1
0
0
0
1
1.425
1
0
0
0
0
1.450
0
1
1
1
1
1.475
0
1
1
1
0
1.500
0
1
1
0
1
1.525
0
1
1
0
0
1.550
0
1
0
1
1
1.575
0
1
0
1
0
1.600
0
1
0
0
1
1.625
0
1
0
0
0
1.650
0
0
1
1
1
1.675
0
0
1
1
0
1.700
0
0
1
0
1
1.725
0
0
1
0
0
1.750
0
0
0
1
1
1.775
0
0
0
1
0
1.800
0
0
0
0
1
1.825
0
0
0
0
0
1.850
TABLE 1. VOLTAGE IDENTIFICATION CODES (Continued)
VID4
VID3
VID2
VID1
VID0
VDAC
ISL6560
5
FN9011.3
ISL6560
PDF 
ZIP