www.docs.chipfind.ru
General Description
The MAX12527 is a dual 3.3V, 12-bit analog-to-digital
converter (ADC) featuring fully differential wideband
track-and-hold (T/H) inputs, driving internal quantizers.
The MAX12527 is optimized for low power, small size,
and high dynamic performance in intermediate frequen-
cy (IF) and baseband sampling applications. This dual
ADC operates from a single 3.3V supply, consuming
only 620mW while delivering a typical 69.8dB signal-to-
noise ratio (SNR) performance at a 175MHz input fre-
quency. The T/H input stages accept single-ended or
differential inputs up to 400MHz. In addition to low oper-
ating power, the MAX12527 features a 166W power-
down mode to conserve power during idle periods.
A flexible reference structure allows the MAX12527 to
use the internal 2.048V bandgap reference or accept
an externally applied reference and allows the refer-
ence to be shared between the two ADCs. The refer-
ence structure allows the full-scale analog input range
to be adjusted from 0.35V to 1.15V. The MAX12527
provides a common-mode reference to simplify design
and reduce external component count in differential
analog input circuits.
The MAX12527 supports either a single-ended or differ-
ential input clock. User-selectable divide-by-two (DIV2)
and divide-by-four (DIV4) modes allow for design flexibil-
ity and help eliminate the negative effects of clock jitter.
Wide variations in the clock duty cycle are compensated
with the ADC's internal duty-cycle equalizer (DCE).
The MAX12527 features two parallel, 12-bit-wide,
CMOS-compatible outputs. The digital output format is
pin-selectable to be either two's complement or Gray
code. A separate power-supply input for the digital out-
puts accepts a 1.7V to 3.6V voltage for flexible interfac-
ing with various logic levels. The MAX12527 is available
in a 10mm x 10mm x 0.8mm, 68-pin thin QFN package
with exposed paddle (EP), and is specified for the
extended (-40
C to +85C) temperature range.
For a 14-bit, pin-compatible version of this ADC, refer to
the MAX12557 data sheet.
Applications
IF and Baseband Communication Receivers
Cellular, LMDS, Point-to-Point Microwave,
MMDS, HFC, WLAN
I/Q Receivers
Ultrasound and Medical Imaging
Portable Instrumentation
Digital Set-Top Boxes
Low-Power Data Acquisition
Features
Direct IF Sampling Up to 400MHz
Excellent Dynamic Performance
70.4dB/69.8dB SNR at f
IN
= 70MHz/175MHz
84.4dBc/80.2dBc SFDR at f
IN
= 70MHz/175MHz
3.3V Low Power Operation
647mW (Differential Clock Mode)
620mW (Single-Ended Clock Mode)
Fully Differential or Single-Ended Analog Input
Adjustable Differential Analog Input Voltage
750MHz Input Bandwidth
Adjustable, Internal or External, Shared Reference
Differential or Single-Ended Clock
Accepts 25% to 75% Clock Duty Cycle
User-Selectable DIV2 and DIV4 Clock Modes
Power-Down Mode
CMOS Outputs in Two's Complement or Gray
Code
Out-of-Range and Data-Valid Indicators
Small, 68-Pin Thin QFN Package
14-Bit Compatible Version Available (MAX12557)
Evaluation Kit Available (Order MAX12527 EV Kit)
MAX12527
Dual, 65Msps, 12-Bit, IF/Baseband ADC
________________________________________________________________ Maxim Integrated Products
1
Ordering Information
19-3543; Rev 0; 2/05
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
EVALUATION KIT
AVAILABLE
PART
TEMP RANGE
PIN-PACKAGE
MAX12527ETK
-40
C to +85C
68 Thin QFN-EP*
(10mm x 10mm x 0.8mm)
Pin Configuration appears at end of data sheet.
*EP = Exposed paddle.
PART
SAMPLING RATE
(Msps)
RESOLUTION
(Bits)
MAX12557
65
14
MAX12527
65
12
Selector Guide
MAX12527
Dual, 65Msps, 12-Bit, IF/Baseband ADC
2
_______________________________________________________________________________________
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), C
L
10pF at digital outputs, V
IN
= -0.5dBFS (differen-
tial), DIFFCLK/SECLK = OV
DD
, PD = GND, SHREF = GND, DIV2 = GND, DIV4 = GND, G/T = GND, f
CLK
= 65MHz, T
A
= -40C to
+85C, unless otherwise noted. Typical values are at T
A
= +25C.) (Note 1)
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
V
DD
to GND ................................................................-0.3V to +3.6V
OV
DD
to GND............-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
INAP, INAN to GND ...-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
INBP, INBN to GND ...-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
CLKP, CLKN to
GND ........................-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
REFIN, REFOUT
to GND ..................-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
REFAP, REFAN,
COMA to GND ......-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
REFBP, REFBN,
COMB to GND ......-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
DIFFCLK/SECLK, G/T, PD, SHREF, DIV2,
DIV4 to GND .........-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
D0AD11A, D0BD11B, DAV,
DORA, DORB to GND..............................-0.3V to (OV
DD
+ 0.3V)
Continuous Power Dissipation (T
A
= +70C)
68-Pin Thin QFN 10mm x 10mm x 0.8mm
(derate 70mW/C above +70C) ....................................4000mW
Operating Temperature Range................................-40C to +85C
Junction Temperature ...........................................................+150C
Storage Temperature Range .................................-65C to +150C
Lead Temperature (soldering 10s).......................................+300C
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DC ACCURACY
Resolution
12
Bits
Integral Nonlinearity
INL
f
IN
= 3MHz
0.3
1.1
LSB
Differential Nonlinearity
DNL
f
IN
= 3MHz, no missing codes
0.3
0.65
LSB
Offset Error
0.1
0.7
%FSR
0.5
5.7
Gain Error
(Note 2)
0.5
3.4
%FSR
ANALOG INPUT (INAP, INAN, INBP, INBN)
Differential Input Voltage Range
V
DIFF
Differential or single-ended inputs
1.024
V
Common-Mode Input Voltage
V
DD
/ 2
V
Analog Input Resistance
R
IN
Each input (Figure 3)
3.4
k
C
PAR
Fixed capacitance to ground,
each input (Figure 3)
2
Analog Input Capacitance
C
SAMPLE
Switched capacitance,
each input (Figure 3)
4.5
pF
CONVERSION RATE
Maximum Clock Frequency
f
CLK
65
MHz
Minimum Clock Frequency
5
MHz
Data Latency
Figure 5
8
Clock
Cycles
DYNAMIC CHARACTERISTICS (differential inputs)
Small-Signal Noise Floor
SSNF
Input at -35dBFS (Note 2)
67.0
71.1
dBFS
f
IN
= 3MHz at -0.5dBFS
68.2
70.8
f
IN
= 32.5MHz at -0.5dBFS
70.6
f
IN
= 70MHz at -0.5dBFS
70.4
Signal-to-Noise Ratio
SNR
f
IN
= 175MHz at -0.5dBFS
67.2
69.8
dB
MAX12527
Dual, 65Msps, 12-Bit, IF/Baseband ADC
_______________________________________________________________________________________
3
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), C
L
10pF at digital outputs, V
IN
= -0.5dBFS (differen-
tial), DIFFCLK/SECLK = OV
DD
, PD = GND, SHREF = GND, DIV2 = GND, DIV4 = GND, G/T = GND, f
CLK
= 65MHz, T
A
= -40C to
+85C, unless otherwise noted. Typical values are at T
A
= +25C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
f
IN
= 3MHz at -0.5dBFS
68.1
70.7
f
IN
= 32.5MHz at -0.5dBFS
70.4
f
IN
= 70MHz at -0.5dBFS
70.2
Signal-to-Noise Plus Distortion
SINAD
f
IN
= 175MHz at -0.5dBFS
65.9
69.3
dB
f
IN
= 3MHz at -0.5dBFS (Note 2)
81.9
91
f
IN
= 32.5MHz at -0.5dBFS
86.3
f
IN
= 70MHz at -0.5dBFS
84.4
Spurious-Free Dynamic Range
SFDR
f
IN
= 175MHz at -0.5dBFS
71.1
80.2
dBc
f
IN
= 3MHz at -0.5dBFS (Note 2)
-92.6
-82.9
f
IN
= 32.5MHz at -0.5dBFS
-84.3
f
IN
= 70MHz at -0.5dBFS
-83.7
Total Harmonic Distortion
THD
f
IN
= 175MHz at -0.5dBFS
-78.9
-69.8
dBc
f
IN
= 3MHz at -0.5dBFS
-98
f
IN
= 32.5MHz at -0.5dBFS
-91.7
f
IN
= 70MHz at -0.5dBFS
-94.5
Second Harmonic
HD2
f
IN
= 175MHz at -0.5dBFS
-80.2
dBc
f
IN
= 3MHz at -0.5dBFS
-97
f
IN
= 32.5MHz at -0.5dBFS
-86.3
f
IN
= 70MHz at -0.5dBFS
-84.4
Third Harmonic
HD3
f
IN
= 175MHz at -0.5dBFS
-85.6
dBc
f
IN1
= 68.5MHz at -7dBFS
f
IN2
= 71.5MHz at -7dBFS
-89
Two-Tone Intermodulation
Distortion (Note 3)
TTIMD
f
IN1
= 172.5MHz at -7dBFS
f
IN2
= 177.5MHz at -7dBFS
-82.2
dBc
f
IN1
= 68.5MHz at -7dBFS
f
IN2
= 71.5MHz at -7dBFS
-92.2
3rd-Order Intermodulation
Distortion
IM3
f
IN1
= 172.5MHz at -7dBFS
f
IN2
= 177.5MHz at -7dBFS
-88.9
dBc
f
IN1
= 68.5MHz at -7dBFS
f
IN2
= 71.5MHz at -7dBFS
90.6
Two-Tone Spurious-Free
Dynamic Range
SFDR
TT
f
IN1
= 172.5MHz at -7dBFS
f
IN2
= 177.5MHz at -7dBFS
82.9
dBc
Full-Power Bandwidth
FPBW
Input at -0.2dBFS, -3dB rolloff
750
MHz
Aperture Delay
t
AD
Figure 5
1.2
ns
Aperture Jitter
t
AJ
<0.15
ps
RMS
Output Noise
n
OUT
INAP = INAN = COMA
INBP = INBN = COMB
0.3
LSB
RMS
MAX12527
Dual, 65Msps, 12-Bit, IF/Baseband ADC
4
_______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), C
L
10pF at digital outputs, V
IN
= -0.5dBFS (differen-
tial), DIFFCLK/SECLK = OV
DD
, PD = GND, SHREF = GND, DIV2 = GND, DIV4 = GND, G/T = GND, f
CLK
= 65MHz, T
A
= -40C to
+85C, unless otherwise noted. Typical values are at T
A
= +25C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Overdrive Recovery Time
10% beyond full-scale
1
Clock
cycle
INTERCHANNEL CHARACTERISTICS
f
INA
or f
INB
= 70MHz at -0.5dBFS
90
Crosstalk Rejection
f
INA
or f
INB
= 175MHz at -0.5dBFS
85
dB
Gain Matching
0.01
0.1
dB
Offset Matching
0.01
%FSR
INTERNAL REFERENCE (REFOUT)
REFOUT Output Voltage
V
REFOUT
2.000
2.048
2.080
V
REFOUT Load Regulation
-1mA < I
REFOUT
< +1mA
35
mV/mA
REFOUT Temperature Coefficient
TC
REF
50
ppm/C
Short to V
DD
--sinking
0.24
REFOUT Short-Circuit Current
Short to GND--sourcing
2.1
mA
BUFFERED REFERENCE MODE (REFIN is driven by REFOUT or an external 2.048V single-ended reference source;
V
REFAP
/V
REFAN
/V
COMA
and V
REFBP
/V
REFBN
/V
COMB
are generated internally)
REFIN Input Voltage
V
REFIN
2.048
V
REFIN Input Resistance
R
REFIN
>50
M
COM_ Output Voltage
V
COMA
V
COMB
V
DD
/ 2
1.60
1.65
1.70
V
REF_P Output Voltage
V
REFAP
V
REFBP
V
DD
/ 2 + (V
REFIN
x 3/8)
2.418
V
REF_N Output Voltage
V
REFAN
V
REFBN
V
DD
/ 2 - (V
REFIN
x 3/8)
0.882
V
Differential Reference Voltage
V
REFA
V
REFB
V
REFA
= V
REFAP
- V
REFAN
V
REFB
= V
REFBP
- V
REFBN
1.440
1.536
1.590
V
Differential Reference
Temperature Coefficient
TC
REF
25
ppm/C
UNBUFFERED EXTERNAL REFERENCE (REFIN = GND, V
REFAP
/V
REFAN
/V
COMA
and V
REFBP
/V
REFBN
/V
COMB
are applied
externally, V
COMA
= V
COMB
= V
DD
/ 2)
REF_P Input Voltage
V
REFAP
V
REFBP
V
REF_P
- V
COM
+0.768
V
REF_N Input Voltage
V
REFAN
V
REFBN
V
REF_N
- V
COM
-0.768
V
COM_ Input Voltage
V
COM
V
DD
/ 2
1.65
V
Differential Reference Voltage
V
REFA
V
REFB
V
REF_
= V
REF_P
- V
REF_N
= V
REFIN
x 3/4
1.536
V
MAX12527
Dual, 65Msps, 12-Bit, IF/Baseband ADC
_______________________________________________________________________________________
5
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), C
L
10pF at digital outputs, V
IN
= -0.5dBFS (differen-
tial), DIFFCLK/SECLK = OV
DD
, PD = GND, SHREF = GND, DIV2 = GND, DIV4 = GND, G/T = GND, f
CLK
= 65MHz, T
A
= -40C to
+85C, unless otherwise noted. Typical values are at T
A
= +25C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
REF_P Sink Current
I
REFAP
I
REFBP
V
REF_P
= 2.418V
1.2
mA
REF_N Source Current
I
REFAN
I
REFBN
V
REF_N
= 0.882V
0.85
mA
COM_ Sink Current
I
COMA
I
COMB
V
COM_
= 1.65V
0.85
mA
REF_P, REF_N Capacitance
C
REF_P
,
C
REF_N
13
pF
COM_ Capacitance
C
COM_
6
pF
CLOCK INPUTS (CLKP, CLKN)
Single-Ended Input High
Threshold
V
IH
DIFFCLK/SECLK = GND, CLKN = GND
0.8 x
V
DD
V
Single-Ended Input Low
Threshold
V
IL
DIFFCLK/SECLK = GND, CLKN = GND
0.2 x
V
DD
V
Minimum Differential Clock Input
Voltage Swing
DIFFCLK/SECLK = OV
DD
0.2
V
P-P
Differential Input Common-Mode
Voltage
DIFFCLK/SECLK = OV
DD
V
DD
/ 2
V
CLK_ Input Resistance
R
CLK
Each input (Figure 4)
5
k
CLK_ Input Capacitance
C
CLK
Each input
2
pF
DIGITAL INPUTS (DIFFCLK/SECLK, G/T, PD, DIV2, DIV4)
Input High Threshold
V
IH
0.8 x
OV
DD
V
Input Low Threshold
V
IL
0.2 x
OV
DD
V
OV
DD
applied to input
5
Input Leakage Current
Input connected to ground
5
A
Digital Input Capacitance
C
DIN
5
pF
DIGITAL OUTPUTS (D0AD11A, D0BD11B, DORA, DORB, DAV)
D0AD11A, D0BD11B, DORA, DORB:
I
SINK
= 200A
0.2
Output-Voltage Low
V
OL
DAV: I
SINK
= 600A
0.2
V
D0AD11A, D0BD11B, DORA, DORB:
I
SOURCE
= 200A
OV
DD
-
0.2
Output-Voltage High
V
OH
DAV: I
SOURCE
= 600A
OV
DD
-
0.2
V
OV
DD
applied to input
5
Tri-State Leakage Current
(Note 4)
I
LEAK
Input connected to ground
5
A
PDF 
ZIP