ChipFind - документация

Электронный компонент: SY100E175JC

Скачать:  PDF   ZIP
Pin
Function
D
0
D
8
Data Inputs
LEN
Latch Enable
MR
Master Reset
Q
0
Q
8
Data Outputs
ODDPAR
Parity Output
V
CCO
V
CC
to Output
DESCRIPTION
FEATURES
s
9-bit latch
s
Extended 100E V
EE
range of 4.2V to 5.5V
s
Parity detection/generation
s
800ps max. D to Output
s
Reset
s
Internal 75K
input pull-down resistors
s
Fully compatible with Motorola MC10E/100E175
s
Available in 28-pin PLCC package
The SY10/100E175 are 9-bit latches. They also feature
a tenth latched output (ODDPAR) which is formed as the
odd parity of the nine data inputs (ODDPAR is HIGH if
an odd number of the inputs are HIGH).
The E175 can also be used to generate byte parity by
using D
8
as the parity-type select (L = even parity, H =
odd parity) and using ODDPAR as the byte parity output.
The LEN pin latches the data when asserted with a
logical high and makes the latch transparent when placed
at a logic low level.
9-BIT LATCH
WITH PARITY
Rev.: C
Amendment: /1
Issue Date:
February, 1998
SY10E175
SY100E175
BLOCK DIAGRAM
ODDPAR
D
0
LEN
MR
Q
8
Q
0
D
8
bits
1 7
D
EN
Q
R
D
EN
Q
R
D
EN
Q
R
PIN CONFIGURATION
PIN NAMES
18
17
16
15
14
13
12
Q
6
Q
5
V
CC
Q
4
Q
3
V
CCO
Q
2
D
1
D
0
V
CCO
ODDPAR
Q
0
V
CCO
Q
1
5
6
7
8
9
10 11
26
27
28
1
2
3
D
5
D
4
D
3
V
EE
LEN
MR
D
2
4
TOP VIEW
PLCC
J28-1
25 24 23 22 21 20 19
D
8
V
CCO
Q
8
Q
7
D
6
D
7
V
CCO
1
2
SY10E175
SY100E175
Micrel
Ordering
Package
Operating
Code
Type
Range
SY10E175JC
J28-1
Commercial
SY10E175JCTR
J28-1
Commercial
SY100E175JC
J28-1
Commercial
SY100E175JCTR
J28-1
Commercial
PRODUCT ORDERING CODE
NOTE:
1. Within-device skew is defined as identical transitions on similar paths
through a device.
TRUTH TABLE
D
LEN
MR
Q
ODDPAR
H
L
L
H
H if odd no. of D
n
HIGH
L
L
L
L
H if odd no. of D
n
HIGH
X
H
L
Q
0
Q
0
X
X
H
L
L
T
A
= 0
C
T
A
= +25
C
T
A
= +85
C
Symbol
Parameter
Min.
Typ.
Max.
Min.
Typ.
Max.
Min.
Typ.
Max.
Unit
Condition
t
PLH
Propagation Delay to Output
ps
--
t
PHL
D to Q
450
600
800
450
600
800
450
600
800
D to ODDPAR
850
1150
1450
850
1150
1450
850
1150
1450
LEN to Q
525
700
900
525
700
900
525
700
900
LEN to ODDPAR
525
700
900
525
700
900
525
700
900
MR to Q (t
PHL
)
525
700
900
525
700
900
525
700
900
MR to ODDPAR (t
PHL
)
525
700
900
525
700
900
525
700
900
t
S
Set-up Time
ps
--
D (Q)
275
100
--
275
--
--
275
--
--
D (ODDPAR)
900
700
--
900
--
--
900
--
--
t
H
Hold Time
ps
--
D (Q)
175
100
--
175
--
--
175
--
--
D (ODDPAR)
300
700
--
300
--
--
300
--
--
t
RR
Reset Recovery Time
850
600
--
850
600
--
850
600
--
ps
--
t
skew
Within-Device Skew
ps
1
LEN, MR
--
75
--
--
75
--
--
75
--
D to Q
--
75
--
--
75
--
--
75
--
D to ODDPAR
--
200
--
--
200
--
--
200
--
t
r
Rise/Fall Times
300
500
800
300
500
800
300
500
800
ps
--
t
f
2080%
AC ELECTRICAL CHARACTERISTICS
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= 0
C
T
A
= +25
C
T
A
= +85
C
Symbol
Parameter
Min.
Typ.
Max.
Min.
Typ.
Max.
Min.
Typ.
Max.
Unit
Condition
I
IH
Input HIGH Current
--
--
150
--
--
150
--
--
150
A
--
I
EE
Power Supply Current
mA
--
10E
--
110
132
--
110
132
--
110
132
100E
--
110
132
--
110
132
--
127
152
DC ELECTRICAL CHARACTERISTICS
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
3
SY10E175
SY100E175
Micrel
28 LEAD PLCC (J28-1)
Rev. 03
4
SY10E175
SY100E175
Micrel
MICREL-SYNERGY
3250 SCOTT BOULEVARD
SANTA CLARA
CA 95054
USA
TEL
+ 1 (408) 980-9191
FAX
+ 1 (408) 914-7878
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
2000 Micrel Incorporated