s
700MHz min. operating frequency
s
Extended 100E V
EE
range of 4.2V to 5.5V
s
9 bits wide for byte-parity applications
s
Asynchronous Master Reset
s
Dual clocks
s
Fully compatible with industry standard 10KH,
100K ECL levels
s
Internal 75k
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E143
s
Available in 28-pin PLCC package
FEATURES
9-BIT HOLD
REGISTER
The SY10/100E143 are high-speed 9-bit hold registers
designed for use in new, high-performance ECL systems.
The E143 can hold current data or load new data. The nine
inputs, D
0
-D
8
, accept parallel input data.
The SEL (Select) control pin serves to determine the
mode of operation; either HOLD or LOAD. The input data
has to meet the set-up time before being clocked into the
nine input registers on the rising edge of CLK
1
or CLK
2
.
The MR (Master Reset) control signal asynchronously
resets all nine registers to a logic LOW when a logic HIGH
is applied to MR.
The E143 is designed for applications requiring high-
speed registers, pipeline registers, synchronous operation,
and is also suitable for byte-wide parity.
DESCRIPTION
SY10E143
SY100E143
Rev.: D
Amendment: /0
Issue Date: August, 1998
PIN CONFIGURATION
PIN NAMES
Pin
Function
D
0
-D
8
Parallel Data Inputs
SEL
Mode Select Input
CLK
1
, CLK
2
Clock Inputs
MR
Master Reset
Q
0
-Q
8
Data Outputs
NC
No Connection
V
CCO
V
CC
to Output
BLOCK DIAGRAM
V
EE
MR
CLK
1
D
0
NC
V
CCO
26
27
28
1
2
3
4
18
17
16
15
14
13
12
25 24 23 22 21 20 19
5
6
7
8
9
10 11
D
1
CLK
2
Q
2
Q
1
Q
7
D
5
PLCC
TOP VIEW
J28-1
SEL
D
6
D
7
Q
6
V
CC
Q
5
V
CCO
Q
4
Q
3
Q
0
V
CCO
D
4
D
3
D
2
D
8
Q
8
D
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
Q
8
SEL
MR
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
CLK1
CLK2
D
D
R
D
R
D
R
D
R
D
R
D
R
D
R
R
R
MUX
MUX
MUX
MUX
MUX
MUX
MUX
MUX
MUX
1
2
SY10E143
SY100E143
Micrel
TRUTH TABLE
DC ELECTRICAL CHARACTERISTICS
AC ELECTRICAL CHARACTERISTICS
SEL
MODE
L
LOAD
H
HOLD
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= 0
C
T
A
= +25
C
T
A
= +85
C
Symbol
Parameter
Min.
Typ. Max.
Min.
Typ.
Max. Min.
Typ.
Max.
Unit
Condition
I
IH
Input HIGH Current
--
--
150
--
--
150
--
--
150
A
--
I
EE
Power Supply Current
mA
--
10E
--
120
145
--
120
145
--
120
145
100E
--
120
145
--
120
145
--
138
165
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= 0
C
T
A
= +25
C
T
A
= +85
C
Symbol
Parameter
Min.
Typ. Max. Min.
Typ.
Max.
Min.
Typ.
Max.
Unit
Condition
f
MAX
Max. Toggle Frequency
700
900
--
700
900
--
700
900
--
MHz
--
t
PLH
Propagation Delay to Output
ps
--
t
PHL
CLK
600
800
1000
600
800
1000
600
800
1000
MR
600
800
1000
600
800
1000
600
800
1000
t
S
Set-up Time
ps
--
D
50
100
--
50
100
--
50
100
--
SEL
300
150
--
300
150
--
300
150
--
t
H
Hold Time
ps
--
D
300
100
--
300
100
--
300
100
--
SEL
75
150
--
75
150
--
75
150
--
t
RR
Reset Recovery Time
900
700
--
900
700
--
900
700
--
ps
--
t
PW
Minimum Pulse Width
400
--
--
400
--
--
400
--
--
ps
--
CLK, MR
t
skew
Within-Device Skew
--
75
--
--
75
--
--
75
--
ps
1
t
r
Rise/Fall Time
300
525
800
300
525
800
300
525
800
ps
--
t
f
20% to 80%
NOTE:
1. Within-device skew is defined as identical transitions on similar paths through a device.
PRODUCT ORDERING CODE
Ordering
Package
Operating
Code
Type
Range
SY10E143JC
J28-1
Commercial
SY10E143JCTR
J28-1
Commercial
SY100E143JC
J28-1
Commercial
SY100E143JCTR
J28-1
Commercial
4
SY10E143
SY100E143
Micrel
MICREL-SYNERGY
3250 SCOTT BOULEVARD
SANTA CLARA
CA 95054
USA
TEL
+ 1 (408) 980-9191
FAX
+ 1 (408) 914-7878
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
2000 Micrel Incorporated
PDF 
ZIP