ChipFind - документация

Электронный компонент: MC1391P

Скачать:  PDF   ZIP
Device
Operating
Temperature Range
Package
MC1391
SEMICONDUCTOR
TECHNICAL DATA
TV HORIZONTAL
PROCESSOR
ORDERING INFORMATION
MC1391P
TA = 0
to +70
C
Plastic DIP
Order this document by MC1391/D
P SUFFIX
PLASTIC PACKAGE
CASE 626
8
1
1
MOTOROLA ANALOG IC DEVICE DATA
TV Horizontal Processor
The MC1391 provides lowlevel horizontal sections including phase
detector, oscillator and predriver. This device was designed for use in all
types of television receivers.
Internal Shunt Regulator
Preset Hold Control Capability
300 Hz Typical PullIn
Linear Balanced Phase Detector
Variable Output Duty Cycle for Driving Tube or Transistor
Low Thermal Frequency Drift
Small Static Phase Error
Adjustable DC Loop Gain
Positive Flyback Inputs
Figure 1. Simplified Application
20V Sync
MC1391P
2.2k
RF
To
High
Voltage
Tripler
Y
O
K
E
MRD
1140
or
Equiv
1.5
5.0
F
MPSU04
or Equiv
4k
10W
CC +
1
F
150k
Ry
Rx
3.3k
CB
15.3:1
15k
2
1
4
3
39k
0.1
F
RZ
{
82k
+150V
3k
Hold
12k
RC
RD
2.7k
+
CA
100
F
RE
2.4k
5
7
6
8
MJ105 or Equiv
RA
RB
Vnonreg
+ 30V
470
470
0.0068
F
0.005
F
0.01
F
0.2
F
0.1
F
0.003
F
This circuit has an oscillator pullin range of
300 Hz, a noise bandwidth of 320 Hz, and a damping factor of 0.8.
{
RZ = 6.8 k per 100 V of flyback amplitude.
0.001
F
Motorola, Inc. 1996
Rev 2
MC1391
2
MOTOROLA ANALOG IC DEVICE DATA
MAXIMUM RATINGS
(TA = +25
C, unless otherwise noted.)
Rating
Value
Unit
Supply Current
40
mAdc
Output Voltage
40
Vdc
Output Current
30
mAdc
Sync Input Voltage (Pin 3)
5.0
Vpp
Flyback Input Voltage (Pin 4)
5.0
Vpp
Power Dissipation (Package Limitation)
Plastic Package
Derate above TA = +25
C
625
5.0
mW
mW/
C
Operating Temperature Range (Ambient)
0 to +70
C
Storage Temperature Range
65 to +150
C
ELECTRICAL CHARACTERISTICS
(TA = +25
C, unless otherwise noted. See Test Circuit of Figure 2, all switches in position 1.)
Characteristics
Min
Typ
Max
Unit
Regulated Voltage (Pin 6)
8.0
8.6
9.4
Vdc
Supply Current (Pin 6)
20
mAdc
CollectorEmitter Saturation Voltage (Output Transistor Q1 in Figure 6)
(IC = 20 mA, Pin 1 ) Vdc
0.15
0.25
Vdc
Voltage (Pin 4)
2.0
Vdc
Oscillator Pullin Range (Adjust RH in Figure 2)
300
Hz
Oscillator Holdin Range (Adjust RH in Figure 2)
900
Hz
Static Phase Error
(
f = 300 Hz)
0.5
s
Freerunning Frequency Supply Dependance
(S1 in position 2)
3.0
Hz/Vdc
Phase Detector Leakage (Pin 5)
(All switches in position 2)
1.0
A
Sync Input Voltage (Pin 3)
2.0
5.0
Vpp
Sawtooth Input Voltage (Pin 4)
1.0
3.0
Vpp
Figure 2. Test Circuit
MC1391P
Output
Pulse
+30V
1
2
3
4
39k
1
2
2
S2
S3
0.1
F
5
6
7
8
S1
1
150k
3.3k
+
2
+4.0V
12k
3.0k
RH
1.0k
1.0k
2.0k
6800pF
VM
VCC +30V
Pulse Generator
Output = +50 V
12
s
Pulse Generator
Sync Pulse =
20 V, 5.0
s,
fO = 15.750 Hz
1
0.1
F
0.003
F
A
(See Figure 5)
0.1
F
+
3.3k
MC1391
3
MOTOROLA ANALOG IC DEVICE DATA
Figure 3. Frequency versus Temperature
Figure 4. Frequency Drift versus WarmUp Time
Figure 5. Mark Space Ratio
Figure 6. Representative Schematic Diagram
TA, AMBIENT TEMPERATURE (
C)
0
10
20
30
40
50
60
70
80
f, FREQUENCY

(Hz)
Reference Frequency
= 15.750 Hz
S3 in Position 2
t, TIME (s)
0
30
60
90
120
f, FREQUENCY

DRIFT

(Hz)
Reference Frequency
= 15.750Hz
POSITIVE PULSE WIDTH (
s)
0
10
20
30
40
50
V , VOL
T
AGE
(V)
M
fO = 15,750 Hz
t = 63.5
s
R22
Oscillator
Regulator
6
VCC
Oscillator
Timing
7
PreDriver
Phase Detector
Z2
R14
330
R11
3.0k
Z1
D1
D2
D3
D4
R8
2.4k
R6
3.3k
Q6
2.6k
R1
MarkSpace
8
Ratio
R17
10k 2.15
Q18
R23
2k
5
Phase
Detector
Output
Q7 Q8
R9
1.2k
Q10
Q9
470
R7
Q13
R
18
Q15
Q16
4
Sawtooth
Input
Q14
k
7.5k
R19
Q12
Q17
R20
510
R21
910
R
16
6.8k
3
Sync Input
2
Ground
Q2
Q1
Q4
Q5
R4
430
2.4k
R5
7.5k
R3
R12
820
R15
3.3k
R10
3.6k
R13
240
6.8k
R2
Q3
1
Output
7.5k
Q11
30
20
10
0
10
20
30
40
50
60
70
40
30
10
0
20
4.75
4.5
4.25
3.75
3.5
3.25
3.0
2.75
4.0
MC1391
4
MOTOROLA ANALOG IC DEVICE DATA
CIRCUIT OPERATION
The MC1391P contains the oscillator, phase detector and
predriver sections needed for a television horizontal APC loop.
The oscillator is an RC type with one pin (Pin 7) used to
control the timing. The basic operation can be explained
easily. If it is assumed that Q7 is initially off, then the capacitor
connected from Pin 7 to ground will be charged by an
external resistor (RC) connected to Pin 6. As soon as the
voltage at Pin 7 exceeds the potential set at the base of Q8
by resistors R8 and R10, Q7 will turn on and Q6 will supply
base current to Q5 and Q10. Transistor Q10 will set a new,
lower potential at the base of Q8 determined by R8, R9 and
R10. At the same time, transistor Q5 will discharge the
capacitor through R4 until the base bias of Q7 falls below that
of Q8, at which time Q7 will turn off and the cycle repeats.
The sawtooth generated at the base of Q4 will appear
across R3 and turn off Q3 whenever it exceeds the bias
set on Pin 8. By adjusting the potential at Pin 8, the duty
cycle (MSR) at the predriver output pin (Pin 1) can be
changed to accommodate either tube or transistor horizontal
output stages.
The phase detector is isolated from the remainder of the
circuit by R14 and Z2. The phase detector consists of the
comparator Q15, Q16 and the gated current source Q17.
Negative going sync pulses at Pin 3 turn off Q12 and the
current division between Q15 and Q16 will be determined by
the phase relationship of the sync and the sawtooth
waveform at Pin 4, which is derived from the horizontal
flyback pulse. If there is no phase difference between the
sync and sawtooth, equal currents will flow in the collectors of
Q15 and Q16 each of half the sync pulse period. The current
in Q15 is turned around by Q18 so that there is no net output
current at Pin 5 for balanced conditions. When a phase offset
occurs, current will flow either in or out of Pin 5. This pin is
connected via an external lowpass filter to Pin 7, thus
controlling the oscillator.
Shunt regulation for the circuit is obtained with a zero
temperature coefficient from the series combination of D1,
D2 and Z1.
APPLICATION INFORMATION
Although it is an integrated circuit, the MC1391P has all
the flexibility of a conventional discrete component horizontal
APC loop. The internal temperature compensated voltage
regulator allows a wide supply voltage variation to be
tolerated, enabling operation from nonregulated power
supplies. A minimum value for supply current into Pin 6 to
maintain zener regulation is about 18 mA. Allowing 2.0 mA for
the external dividers
RA + RB =
Vnonreg(min)8.8
20 x 103
Components RA, RB and CA are used for ripple rejection. If
the supply voltage ripple is expected to be less than 100 mV
(for a 30 V supply) then RA and RB can be combined and
CA omitted.
The output pulse width can be varied from 6.0
s to 48
s
by changing the voltage at Pin 8 (see Figure 5). However,
care should be taken to keep the lead lengths to Pin 8 as
short as possible at Pin 1. The parallel impedance of RD and
RE should be close to 1.0 k
to ensure stable pulse widths.
For 15 mA drive at saturation
15 x 103
Vnonreg 0.3
RF =
The oscillator freerunning frequency is set by RC and CB
connected to Pin 7. For values of RC
Rdischarge (R4 in
Figure 6), a useful approximation for the freerunning
frequency is
fO =
1
0.6 RCCB
Proper choice of RC and CB will give a wide range of
oscillator frequencies operation at 31.5 kHz for countdown
circuits is possible for example. As long as the product RCCB
104 many combinations of values of RC and CB will satisfy
the freerunning frequency requirement of 15.734 kHz.
However, the sensitivity of the oscillator (
) to controlcurrent
from the phase detector is directly dependent on the
magnitude of RC, and this provides a convenient method of
adjusting the dc loop gain (fc).
For a given phase detector sensitivity (
) = 1.60 x 104 A/rad
fc =
and
= 3.15 x RC Hz/mA
Increasing RC will raise the dc loop gain and reduce the static
phase error (S.P.E.) for a given frequency offset. Secondary
effects are to increase the natural resonant frequency of the
loop (
n) and give a wider pullin range from an outoflock
condition. The loop will also tend to be underdamped with fast
pullin times, producing good airplane flutter performance.
However, as the loop becomes more underdamped impulse
noise can cause shock excitation of the loop. Unlimited
increase in the dc loop gain will also raise the noise bandwidth
excessively causing horizontal jitter with thermal noise. Once
the dc loop gain has been selected for adequate SPE
performance, the loop filter can be used to produce the balance
between other desirable characteristics. Damping of the loop is
achieved most directly by changing the resistor RX with respect
to RY which modifies the ac/dc gain ration (m) of the loop.
Lowering this ratio will reduce the pullin range and noise
bandwidth (fnn). (Note: very large values of RY will limit the
control capability of the phase detector with a corresponding
reduction in holdin range.)
Static phasing can be adjusted simply by adding a small
resistor between the flyback pulse integrating capacitor and
ground. The sync coupling capacitor should not be too small
or it can charge during the vertical pulse and this may result in
picture bends at the top of the CRT.
Note: In adjusting the loop parameters, the following
equations may prove useful:
(1 + c )T
1 x
2 T
C
fnn =
4
T
C
wn =
K =
2T
C
4
RX
RY
=
C = 2
fc
T = Ry CC
where: K = loop damping coeffecient
MC1391
5
MOTOROLA ANALOG IC DEVICE DATA
OUTLINE DIMENSIONS
NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
1
4
5
8
F
NOTE 2
A
B
T
SEATING
PLANE
H
J
G
D
K
N
C
L
M
M
A
M
0.13 (0.005)
B
M
T
DIM
MIN
MAX
MIN
MAX
INCHES
MILLIMETERS
A
9.40
10.16
0.370
0.400
B
6.10
6.60
0.240
0.260
C
3.94
4.45
0.155
0.175
D
0.38
0.51
0.015
0.020
F
1.02
1.78
0.040
0.070
G
2.54 BSC
0.100 BSC
H
0.76
1.27
0.030
0.050
J
0.20
0.30
0.008
0.012
K
2.92
3.43
0.115
0.135
L
7.62 BSC
0.300 BSC
M
10
10
N
0.76
1.01
0.030
0.040
_
_
P SUFFIX
PLASTIC PACKAGE
CASE 62605
ISSUE K
MC1391
6
MOTOROLA ANALOG IC DEVICE DATA
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola
data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals"
must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury
or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola
was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal
Opportunity/Affirmative Action Employer.
How to reach us:
USA / EUROPE / Locations Not Listed
: Motorola Literature Distribution;
JAPAN: Nippon Motorola Ltd.; TatsumiSPDJLDC, 6F SeibuButsuryuCenter,
P.O. Box 20912; Phoenix, Arizona 85036. 18004412447 or 6023035454
3142 Tatsumi KotoKu, Tokyo 135, Japan. 038135218315
MFAX: RMFAX0@email.sps.mot.com TOUCHTONE 6022446609
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
INTERNET: http://DesignNET.com
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 85226629298
MC1391/D
*MC1391/D*