1
PS8609A 01/13/05
Features
Maximum rated frequency: 133 MHz
Low cycle-to-cycle jitter
Input to output delay, less than 200ps
External feedback pin allows outputs to be synchronized
to the clock input
5V tolerant input*
Operates at 3.3V V
DD
Test mode allows bypass of the PLL for system testing
purposes (e.g., IBIS measurements)
Space-saving Packaging (Pb-free and Green Available):
-- 8-pin, 150-mil SOIC (W)
Description
The PI6C2404A-1 is a PLL-based, zero-delay buffer, with the ability
to distribute four outputs of up to 133 MHz at 3.3V. Two banks of
two outputs exist, OUTA[12] and OUTB[12].
An external feedback pin is used to synchronize the outputs to the
input; the relationship between loading of this signal and the other
outputs determines the input-output delay.
The PI6C2404A-1 is characterized for both commercial and industrial
operation.
Block Diagram
Pin Configuration
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Zero-Delay Clock Buffer
PI6C2404A-1
* FB_IN and CLKIN must reference the same voltage thresh-
olds for the PLL to deliver zero delay skewing
1
2
3
GND
4
OUTA2
FB_IN
OUTB2
OUTB1
8
7
6
5
CLKIN
OUTA1
VDD
8-Pin
W
n
i
P
l
a
n
g
i
S
n
o
i
t
p
i
r
c
s
e
D
1
N
I
K
L
C
)
n
w
o
d
-
l
l
u
p
k
a
e
w
(
y
c
n
e
u
q
e
r
f
e
c
n
e
r
e
f
e
r
k
c
o
l
c
t
u
p
n
I
3
,
2
]
2
-
1
[
A
T
U
O
A
k
n
a
B
,
t
u
p
t
u
o
k
c
o
l
C
7
V
D
D
y
l
p
p
u
s
V
3
.
3
4
D
N
G
d
n
u
o
r
G
6
,
5
]
2
-
1
[
B
T
U
O
B
k
n
a
B
,
t
u
p
t
u
o
k
c
o
l
C
8
N
I
_
B
F
t
u
p
n
i
k
c
a
b
d
e
e
f
L
L
P
Pin Description
PLL
CLKIN
FB_IN
OUTA1
OUTA2
OUTB2
OUTB1
2
PS8609A 01/13/05
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C2404A
Zero-Delay Clock Buffer
The relationship between loading of the FB_IN signal and other outputs determines the input-output delay. Zero delay is achieved when
all outputs, including feedback, are loaded equally.
Zero-Delay and Skew Control
CLKIN Input to Output Bank Delay vs. Difference in Loading between FB_IN pin and OUTA/OUTB pins
Maximum Ratings
Supply Voltage to Ground Potential ............................................................................................................................. 0.5V to +7.0V
DC Input Voltage (Except CLKIN) ........................................................................................................................ 0.5V to V
DD
+0.5V
DC Input Voltage CLKIN ...................................................................................................................................................... 0.5 to 7V
Storage Temperature ................................................................................................................................................... 65C to +150C
Maximum Soldering Temperature (10 seconds) ........................................................................................................................... 260C
Junction Temperature .................................................................................................................................................................. 150C
Static Discharge Voltage (per MIL-STD-883, Method 3015) .................................................................................................... >2000V
600
800
400
200
0
200
400
600
800
900
1000
25
20
15
10
5
0
5
10
15
20
25
Output Load Difference: FB_IN Load - OUTA/OUTB Load (pF)
CLKIN - Input to OUT
A/OUTB Dela
y (ps)
PI6C2404A-1
r
e
t
e
m
a
r
a
P
n
o
i
t
p
i
r
c
s
e
D
.
n
i
M
.
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
0
.
3
6
.
3
V
T
A
e
r
u
t
a
r
e
p
m
e
T
g
n
i
t
a
r
e
p
O
l
a
c
i
r
e
m
m
o
C
0
0
7
C
e
r
u
t
a
r
e
p
m
e
T
g
n
i
t
a
r
e
p
O
l
a
i
r
t
s
u
d
n
I
0
4
5
8
C
L
z
H
M
0
0
1
w
o
l
e
b
,
e
c
n
a
t
i
c
a
p
a
C
d
a
o
L
0
3
F
p
z
H
M
3
3
1
o
t
z
H
M
0
0
1
m
o
r
f
,
e
c
n
a
t
i
c
a
p
a
C
d
a
o
L
5
1
C
N
I
e
c
n
a
t
i
c
a
p
a
C
t
u
p
n
I
3
.
7
Operating Conditions
(V
CC
= 3.3V 0.3V)
3
PS8609A 01/13/05
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C2404A
Zero-Delay Clock Buffer
Notes:
1. CLKIN and FB_IN inputs have a threshhold voltage of V
DD
/2.
s
r
e
t
e
m
a
r
a
P
e
m
a
N
s
n
o
i
t
i
d
n
o
C
t
s
e
T
.
n
i
M
.
p
y
T
.
x
a
M
s
t
i
n
U
F
O
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
d
a
o
l
F
p
0
3
0
1
0
0
1
z
H
M
d
a
o
l
F
p
5
1
3
3
1
t
C
D
e
l
c
y
C
y
t
u
D
)
1
(
V
t
a
d
e
r
u
s
a
e
M
D
D
F
,
2
/
T
U
O
d
a
o
l
F
p
0
3
z
H
M
7
6
.
6
6
<
0
4
0
5
0
6
%
V
t
a
d
e
r
u
s
a
e
M
D
D
F
,
2
/
T
U
O
d
a
o
l
F
p
5
1
z
H
M
0
5
<
5
4
5
5
t
R
e
m
i
T
e
s
i
R
)
1
(
d
a
o
l
F
p
0
3
,
V
0
.
2
d
n
a
V
8
.
0
n
e
e
w
t
e
b
d
e
r
u
s
a
e
M
2
.
2
s
n
d
a
o
l
F
p
5
1
,
V
0
.
2
d
n
a
V
8
.
0
n
e
e
w
t
e
b
d
e
r
u
s
a
e
M
5
.
1
t
F
e
m
i
T
l
l
a
F
)
1
(
d
a
o
l
F
p
0
3
,
V
0
.
2
d
n
a
V
8
.
0
n
e
e
w
t
e
b
d
e
r
u
s
a
e
M
2
.
2
d
a
o
l
F
p
5
1
,
V
0
.
2
d
n
a
V
8
.
0
n
e
e
w
t
e
b
d
e
r
u
s
a
e
M
5
.
1
t
)
O
(
K
S
w
e
k
S
t
u
p
t
u
O
o
t
t
u
p
t
u
O
k
n
a
b
e
m
a
s
n
i
h
t
i
w
)
1
(
d
e
d
a
o
l
y
l
l
a
u
q
e
s
t
u
p
t
u
o
l
l
A
0
0
2
s
p
w
e
k
S
B
T
U
O
o
t
A
T
U
O
)
1
(
t
0
e
g
d
E
g
n
i
s
i
R
N
I
K
L
C
,
y
a
l
e
D
e
g
d
E
g
n
i
s
i
R
N
I
_
B
F
o
t
)
1
(
V
t
a
d
e
r
u
s
a
e
M
D
D
2
/
5
7
2
t
)
D
(
K
S
w
e
k
S
e
c
i
v
e
D
-
o
t
-
e
c
i
v
e
D
)
1
(
V
t
a
d
e
r
u
s
a
e
M
D
D
s
e
c
i
v
e
d
f
o
s
n
i
p
N
I
_
B
F
n
o
2
/
0
0
0
5
t
T
I
J
r
e
t
t
i
J
e
l
c
y
C
-
o
t
-
e
l
c
y
C
)
1
(
d
a
o
l
F
p
0
3
d
e
d
a
o
l
,
z
H
M
7
6
.
6
6
t
a
d
e
r
u
s
a
e
M
0
0
2
s
p
d
a
o
l
F
p
5
1
d
e
d
a
o
l
,
z
H
M
3
3
1
t
a
d
e
r
u
s
a
e
M
0
5
1
t
K
C
O
L
e
m
i
T
k
c
o
L
L
L
P
)
1
(
s
k
c
o
l
c
d
i
l
a
v
,
y
l
p
p
u
s
r
e
w
o
p
e
l
b
a
t
S
s
n
i
p
N
I
_
B
F
d
n
a
N
I
K
L
C
n
o
d
e
t
n
e
s
e
r
p
0
.
1
s
m
AC Electrical Characteristics for Industrial Temperature Devices
DC Electrical Characteristics for Industrial Temperature Devices
r
e
t
e
m
a
r
a
P
n
o
i
t
p
i
r
c
s
e
D
s
n
o
i
t
i
d
n
o
C
t
s
e
T
.
n
i
M
.
x
a
M
s
t
i
n
U
V
L
I
e
g
a
t
l
o
V
W
O
L
t
u
p
n
I
8
.
0
V
V
H
I
e
g
a
t
l
o
V
H
G
I
H
t
u
p
n
I
0
.
2
I
L
I
t
n
e
r
r
u
C
W
O
L
t
u
p
n
I
V
N
I
=
V
0
0
5
A
I
H
I
t
n
e
r
r
u
C
H
G
I
H
t
u
p
n
I
V
N
I
= V
D
D
2
1
1
V
L
O
e
g
a
t
l
o
V
W
O
L
t
u
p
t
u
O
I
L
O
A
m
8
=
4
.
0
V
V
H
O
e
g
a
t
l
o
V
H
G
I
H
t
u
p
t
u
O
I
H
O
A
m
8
=
4
.
2
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
V
t
a
s
t
u
p
n
i
t
c
e
l
e
S
,
z
H
M
0
0
1
s
t
u
p
t
u
o
d
e
d
a
o
l
n
U
D
D
D
N
G
r
o
4
5
A
m
N
I
K
L
C
,
z
H
M
6
6
s
t
u
p
t
u
o
d
e
d
a
o
l
n
U
9
3
N
I
K
L
C
,
z
H
M
3
3
s
t
u
p
t
u
o
d
e
d
a
o
l
n
U
2
2
4
PS8609A 01/13/05
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C2404A
Zero-Delay Clock Buffer
Notes:
1. CLKIN and FB_IN inputs have a threshhold voltage of V
DD
/2.
2. t
DC =
t
HIGH
t
HIGH +
t
LOW
s
r
e
t
e
m
a
r
a
P
e
m
a
N
s
n
o
i
t
i
d
n
o
C
t
s
e
T
.
n
i
M
.
p
y
T
.
x
a
M
s
t
i
n
U
F
O
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
d
a
o
l
F
p
0
3
0
1
0
0
1
z
H
M
,
d
a
o
l
F
p
5
1
3
3
1
t
C
D
e
l
c
y
C
y
t
u
D
)
2
(
V
t
a
d
e
r
u
s
a
e
M
D
D
F
,
2
/
O
d
a
o
l
F
p
0
3
,
z
H
M
7
6
.
6
6
<
0
4
0
5
0
6
%
V
t
a
d
e
r
u
s
a
e
M
D
D
F
,
2
/
O
d
a
o
l
F
p
5
1
,
z
H
M
0
5
<
5
4
0
5
5
5
t
R
e
m
i
T
e
s
i
R
)
1
(
F
p
0
3
@
V
0
.
2
d
n
a
V
8
.
0
n
e
e
w
t
e
b
d
e
r
u
s
a
e
M
2
.
2
s
n
e
m
i
T
e
s
i
R
)
1
(
F
p
5
1
@
5
.
1
t
F
e
m
i
T
l
l
a
F
)
1
(
F
p
0
3
@
2
.
2
e
m
i
T
l
l
a
F
)
1
(
F
p
5
1
@
5
.
1
t
)
O
(
K
S
w
e
k
S
t
u
p
t
u
O
o
t
t
u
p
t
u
O
)
1
(
k
n
a
b
e
m
a
s
n
i
h
t
i
w
V
,
d
e
d
a
o
l
y
l
l
a
u
q
e
s
t
u
p
t
u
o
l
l
A
D
D
2
/
0
0
2
s
p
w
e
k
S
B
T
U
O
o
t
A
T
U
O
)
1
(
V
,
d
e
d
a
o
l
y
l
l
a
u
q
e
s
t
u
p
t
u
o
l
l
A
D
D
2
/
0
0
2
t
0
N
I
K
L
C
,
y
a
l
e
D
t
u
p
t
u
O
o
t
t
u
p
n
I
g
n
i
s
i
R
N
I
_
B
F
o
t
e
g
d
E
g
n
i
s
i
R
e
g
d
E
)
1
(
V
t
a
d
e
r
u
s
a
e
M
D
D
2
/
5
7
2
t
)
D
(
K
S
w
e
k
S
e
c
i
v
e
D
o
t
e
c
i
v
e
D
)
1
(
V
t
a
d
e
r
u
s
a
e
M
D
D
s
e
c
i
v
e
d
f
o
s
n
i
p
N
I
_
B
F
n
o
2
/
0
0
0
5
t
T
I
J
r
e
t
t
i
J
e
l
c
y
C
-
o
t
-
e
l
c
y
C
)
1
(
s
t
u
p
t
u
o
F
p
0
3
d
e
d
a
o
l
,
z
H
M
7
6
.
6
6
t
a
d
e
r
u
s
a
e
M
0
0
2
s
t
u
p
t
u
o
F
p
5
1
d
e
d
a
o
l
,
z
H
M
3
3
1
t
a
d
e
r
u
s
a
e
M
0
5
1
t
K
C
O
L
e
m
i
T
k
c
o
L
L
L
P
)
1
(
s
k
c
o
l
c
d
i
l
a
v
,
y
l
p
p
u
s
r
e
w
o
p
e
l
b
a
t
S
s
n
i
p
N
I
_
B
F
d
n
a
N
I
K
L
C
n
o
d
e
t
n
e
s
e
r
p
0
.
1
s
m
AC Electrial Characteristics
for Commercial Temperature Device
DC Electrical Characteristics for Commercial Temperature Devices
r
e
t
e
m
a
r
a
P
n
o
i
t
p
i
r
c
s
e
D
s
n
o
i
t
i
d
n
o
C
t
s
e
T
.
n
i
M
.
x
a
M
s
t
i
n
U
V
L
I
e
g
a
t
l
o
V
W
O
L
t
u
p
n
I
8
.
0
V
V
H
I
e
g
a
t
l
o
V
H
G
I
H
t
u
p
n
I
0
.
2
I
L
I
t
n
e
r
r
u
C
W
O
L
t
u
p
n
I
V
N
I
=
V
0
0
5
A
I
H
I
t
n
e
r
r
u
C
H
G
I
H
t
u
p
n
I
V
N
I
= V
D
D
2
1
1
V
L
O
e
g
a
t
l
o
V
W
O
L
t
u
p
t
u
O
I
L
O
A
m
8
=
4
.
0
V
V
H
O
e
g
a
t
l
o
V
H
G
I
H
t
u
p
t
u
O
I
H
O
A
m
8
=
4
.
2
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
V
@
s
t
u
p
n
I
t
c
e
l
e
S
z
H
M
0
0
1
s
t
u
p
t
u
o
d
e
d
a
o
l
n
U
D
D
D
N
G
r
o
4
5
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
V
t
a
s
t
u
p
n
i
t
c
e
l
e
S
,
z
H
M
7
6
.
6
6
,
s
t
u
p
t
u
o
d
e
d
a
o
l
n
U
D
D
D
N
G
r
o
9
3
A
m
5
PS8609A 01/13/05
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C2404A
Zero-Delay Clock Buffer
Switching Waveforms
Test Circuit
t
LOW
t
HIGH
V
DD
/2
V
DD
/2
V
DD
/2
V
DD
/2
V
DD
/2
V
DD
/2
V
DD
/2
V
DD
/2
V
DD
/2
t
F
t
R
0.8V
2.0V
0.8V
2.0V
OUTPUT
0V
3.3V
t
SK(O)
t
SK(D)
OUTPUT
OUTPUT
t0
INPUT
FB_IN
FB_IN Device 1
FB_IN Device 2
Duty Cycle Timing
All Outputs Rise/Fall Time
Output-Output Skew
Input-Output Propagation Delay
Device-Device Skew
VDD
C
LOAD
VDD
GND
GND
CLK out
OUTPUTS
0.1F
0.1F
Test Circuit for all parameters
6
PS8609A 01/13/05
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C2404A
Zero-Delay Clock Buffer
Packaging Mechanical: 8-Pin SOIC (W)
Pericom Semiconductor Corporation 1-800-435-2336 www.pericom.com
e
d
o
C
g
n
i
r
e
d
r
O
e
d
o
C
e
g
a
k
c
a
P
n
o
i
t
p
i
r
c
s
e
D
e
g
a
k
c
a
P
e
g
n
a
R
g
n
i
t
a
r
e
p
O
W
A
1
-
4
0
4
2
C
6
I
P
W
C
I
O
S
l
i
m
-
0
5
1
n
i
p
-
8
l
a
i
c
r
e
m
m
o
C
E
W
A
1
-
4
0
4
2
C
6
I
P
W
n
e
e
r
G
d
n
a
e
e
r
f
-
b
P
C
I
O
S
l
i
m
-
0
5
1
n
i
p
-
8
l
a
i
c
r
e
m
m
o
C
I
W
A
1
-
4
0
4
2
C
6
I
P
W
C
I
O
S
l
i
m
-
0
5
1
n
i
p
-
8
l
a
i
r
t
s
u
d
n
I
E
I
W
1
-
A
4
0
4
2
C
6
I
P
W
n
e
e
r
G
d
n
a
e
e
r
f
-
b
P
C
I
O
S
l
i
m
-
0
5
1
n
i
p
-
8
l
a
i
r
t
s
u
d
n
I
Ordering Information
.0040
.0098
SEATING PLANE
.013
.020
.050
BSC
.016
.0075
.0098
1
8
.0099
.0196
0-8
.050
.149
.157
X.XX
X.XX
DENOTES DIMENSIONS
IN MILLIMETERS
3.78
3.99
.189
.196
4.80
5.00
1.27
.016
.026
1.35
1.75
.2284
.2440
5.80
6.20
0.406
0.660
0.330
0.508
0.10
0.25
0.40
1.27
0.19
0.25
0.25
0.50
x 45
.053
.068
REF
PDF 
ZIP