1
PS8172A 07/30/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Features
PI74ALVC16835 is designed for low voltage operation,
V
CC
= 2.3V to 3.6V
Supports PC100 Registered DIMM
Typical V
OLP
(Output Ground Bounce)
< 0.8V at V
CC
= 3.3V, T
A
= 25C
Typical V
OHV
(Output V
OH
Undershoot)
< 2.0V at V
CC
= 3.3V, T
A
= 25C
Industrial operation at 40C to +85C
Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 173 mil wide plastic TVSOP (K)
56-pin 300 mil wide plastic SSOP (V)
PI74ALVC16835
18-Bit Universal Bus Driver
with 3-State Outputs
Logic Block Diagram
Product Description
Pericom Semiconductor's PI74ALVC series of logic circuits
are produced in the Company's advanced 0.5 micron CMOS
technology, achieving industry leading speed.
The 18-bit PI74ALVC16835 universal bus driver is designed for 2.3V
to 3.6V Vcc operation.
Data flow from A to Y is controlled by Output Enable (OE). The device
operates in the transparent mode when LE is HIGH. The A data is
latched if CLK is held at a high or low logic level. If LE is LOW, the
A-bus is stored in the latch/flip-flop on the low-to-high transition of
CLK. When OE is HIGH, the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down,
OE should be tied to Vcc through a pullup resistor; the minimum
value of the resistor is determined by the current-sinking capability
of the driver.
TO 17 OTHER CHANNELS
CLK
LE
A1
54
28
30
OE
27
1D
C1
CLK
Y1
3
2
PS8172A 07/30/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVC16835
18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
s
t
u
p
n
I
Y
s
t
u
p
t
u
O
E
O
E
L
K
L
C
A
H
X
X
X
Z
L
H
X
L
L
L
H
X
H
H
L
L
L
L
L
L
H
H
L
L
H
X
o
Y
)
2
(
L
L
L
X
o
Y
)
3
(
Pin Name
Description
OE
Output Enable Input (Active LOW)
LE
Latch Enable
CLK
Clock Input
A
Data Input
Y
Data Output
GND
Ground
V
CC
Power
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
25
26
27
28
32
31
30
29
Product Pin Description
Truth Table
(1)
Note:
1
H = High Signal Level
L = Low Signal Level
Z = High Impedance
= Transition LOW-to-HIGH
X = Irrelevant
2. Output level before the indicated steady-state input condi-
tions were established, provided that CLK is high
before LE goes low.
3. Output level before the indicated steady-state input
conditions were established.
Product Pin Configuration
56-PIN
A-56
K-56
V-56
NC
NC
Y1
GND
Y2
Y3
VCC
Y4
Y5
Y6
GND
Y7
Y8
Y9
Y10
Y11
Y12
GND
Y13
Y14
Y15
VCC
Y16
Y17
GND
Y18
OE
LE
GND
NC
A1
GND
A2
A3
VCC
A4
A5
A6
GND
A7
A8
A9
A10
A11
A12
GND
A13
A14
A15
VCC
A16
A17
GND
A18
CLK
GND
PI74ALVC16835
18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
3
PS8172A 07/30/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
V
C
C
e
g
a
tl
o
V
y
l
p
p
u
S
3
.
2
6
.
3
V
V
H
I
e
g
a
tl
o
V
H
G
I
H
t
u
p
n
I
V
C
C
V
7
.
2
o
t
V
3
.
2
=
7
.
1
V
C
C
V
6
.
3
o
t
V
7
.
2
=
0
.
2
V
L
I
e
g
a
tl
o
V
W
O
L
t
u
p
n
I
V
C
C
V
7
.
2
o
t
V
3
.
2
=
7
.
0
V
C
C
V
6
.
3
o
t
V
7
.
2
=
8
.
0
V
N
I
e
g
a
tl
o
V
t
u
p
n
I
0
V
CC
V
T
U
O
e
g
a
tl
o
V
t
u
p
t
u
O
0
V
CC
I
H
O
t
n
e
rr
u
C
t
u
p
t
u
O
l
e
v
el
-
h
g
i
H
V
C
C
V
3
.
2
=
2
1
-
A
m
V
C
C
V
7
.
2
=
2
1
-
V
C
C
V
0
.
3
=
4
2
-
I
L
O
t
n
e
rr
u
C
t
u
p
t
u
O
l
e
v
el
-
w
o
L
V
C
C
V
3
.
2
=
2
1
V
C
C
V
7
.
2
=
2
1
V
C
C
V
0
.
3
=
4
2
T
A
e
r
u
t
a
r
e
p
m
e
T
ri
A
-
e
e
r
F
g
n
it
a
r
e
p
O
0
4
-
5
8
C
Storage Temperature ............................................................ 65C to +150C
Ambient Temperature with Power Applied ......................... 40C to +85C
Input Voltage Range, V
IN
................................................... 0.5V to V
CC
+0.5V
Output Voltage Range, V
OUT
............................................. 0.5V to V
CC
+0.5V
DC Input Voltage ..................................................................... 0.5V to +5.0V
DC Output Current ............................................................................. 100 mA
Power Dissipation ................................................................................... 1.0W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those indi-
cated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions
for extended periods may affect reliability.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Note:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
Recommended Operating Conditions
(1)
4
PS8172A 07/30/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVC16835
18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
Timing Requirements over Operating Range
Note:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 3.3V 10%)
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the
applicable device type.
2. Typical values are at V
CC
= 3.3V, +25C ambient and maximum loading.
3. For I/O ports, the I
OZ
includes the input leakage current.
s
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
t
s
e
T
V
C
C
)
1
(
.
n
i
M
.
p
y
T
)
2
(
.
x
a
M
s
ti
n
U
V
H
O
I
H
O
0
0
1
-
=
mA
.
x
a
M
o
t
.
n
i
M
V
C
C
- 2
.
0
V
I
H
O
A
M
6
-
=
V
H
I
=
V
7
.
1
V
3
.
2
0
.
2
I
H
O
2
1
-
=
mA
V
H
I
=
V
7
.
1
V
3
.
2
7
.
1
V
H
I
=
V
0
.
2
7
.
2 V
2
.
2
V
H
I
=
V
0
.
2
V
0
.
3
4
.
2
I
H
O
A
M
4
2
-
=
V
H
I
V
0
.
2
=
V
0
.
3
0
.
2
V
L
O
I
L
O
0
0
1
=
mA
.
x
a
M
o
t
.
n
i
M
2
.
0
I
L
O
=
A
m
6
V
L
I
=
V
7
.
0
V
3
.
2
4
.
0
I
L
O
A
M
2
1
=
V
L
I
=
V
7
.
0
V
3
.
2
7
.
0
V
L
I
=
V
8
.
0
V
7
.
2
4
.
0
I
L
O
=
A
m
4
2
V
L
I
=
V
8
.
0
V
0
.
3
5
5
.
0
I
I
V
I
= V
C
C
D
N
G
r
o
V
6
.
3
5
mA
I
Z
O
)
3
(
V
O
= V
C
C
D
N
G
r
o
V
6
.
3
5
I
C
C
V
I
= V
C
C
D
N
G
r
o
I
O
0
=
V
6
.
3
0
4
DI
C
C
V
t
a
t
u
p
n
i
e
n
O
C
C
V
t
a
st
u
p
n
i
r
e
h
t
O
,
V
6
.
0
-
C
C
D
N
G
r
o
V
6
.
3
o
t
V
3
0
5
7
C
I
st
u
p
n
I
l
o
rt
n
o
C
V
I
= V
C
C
D
N
G
r
o
V
3
.
3
5
.
3
F
p
t
u
p
n
I
a
t
a
D
V
O
= V
C
C
D
N
G
r
o
V
3
.
3
6
C
O
st
u
p
t
u
O
V
O
= V
C
C
D
N
G
r
o
V
3
.
3
7
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
V
C
C
V
5
.
2
=
V
2
.
0
V
C
C
V
7
.
2
=
V
C
C
V
3
.
3
=
V
3
.
0
s
ti
n
U
.
n
i
M
.
x
a
M
.
n
i
M
.
x
a
M
.
n
i
M
.
x
a
M
f
K
C
O
L
C
y
c
n
e
u
q
e
rf
k
c
o
l
C
0
0
5
1
0
0
5
1
0
0
5
1
z
H
M
t
W
e
sl
u
P
n
o
it
a
r
u
D
h
g
i
h
E
L
3
.
3
3
.
3
3
.
3
s
n
w
o
l
r
o
h
g
i
h
K
L
C
3
.
3
3
.
3
3
.
3
t
U
S
e
m
it
p
u
t
e
S
K
L
C
e
r
o
f
e
b
a
t
a
D
2
.
2
1
.
2
7
.
1
E
L
e
r
o
f
e
b
a
t
a
D
h
g
i
H
K
L
C
,
9
.
1
6
.
1
5
.
1
E
L
e
r
o
f
e
b
a
t
a
D
w
o
L
K
L
C
,
3
.
1
1
.
1
1
t
H
e
m
it
d
l
o
H
K
L
C
r
e
tf
a
a
t
a
D
6
.
0
6
.
0
7
.
0
E
L
r
e
tf
a
a
t
a
D
w
o
L
r
o
h
g
i
H
K
L
C
,
4
.
1
7
.
1
4
.
1
D /tDv
)
1
(
ll
a
F
r
o
e
si
R
n
o
it
i
s
n
a
r
T
t
u
p
n
I
0
0
1
0
0
1
0
0
1
V
/
s
n
PI74ALVC16835
18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
5
PS8172A 07/30/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
r
e
t
e
m
a
r
a
P
m
o
r
F
)t
u
p
n
I
(
o
T
)t
u
p
t
u
O
(
V
C
C
V
2
.
0
V
5
.
2
=
V
C
C
V
7
.
2
=
V
C
C
V
3
.
0
V
3
.
3
=
s
ti
n
U
.
n
i
M
)
2
(
.
x
a
M
.
n
i
M
)
2
(
.
x
a
M
.
n
i
M
)
2
(
.
x
a
M
f
X
A
M
0
5
1
0
5
1
0
5
1
z
H
M
t
D
P
A
Y
1
2
.
4
2
.
4
1
6
.
3
s
n
t
D
P
E
L
Y
3
.
1
5
9
.
4
3
.
1
2
.
4
t
D
P
K
L
C
Y
4
.
1
5
.
5
2
.
5
4
.
1
5
.
4
t
N
E
E
O
Y
4
.
1
5
.
5
6
.
5
1
.
1
6
.
4
t
S
I
D
E
O
Y
1
5
.
4
3
.
4
3
.
1
9
.
3
Switching Characteristics Over Operating Range
(1)
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
Operating Characteristics, T
A
= 25C
Switching Characteristics, from 0C to 65C, CL = 50pF
s
r
e
t
e
m
a
r
a
P
m
o
r
F
)t
u
p
n
I
(
o
T
)t
u
p
t
u
O
(
V
C
C
V
5
1
.
0
V
3
.
3
=
s
ti
n
U
.
n
i
M
.
x
a
M
t
D
P
K
L
C
Y
7
.
1
5
.
4
s
n
s
r
e
t
e
m
a
r
a
P
t
s
e
T
s
n
o
it
i
d
n
o
C
V
C
C
V
2
.
0
V
5
.
2
=
V
C
C
V
3
.
0
V
3
.
3
=
s
ti
n
U
l
a
c
i
p
y
T
l
a
c
i
p
y
T
C
D
P
n
o
it
a
p
i
s
si
D
r
e
w
o
P
e
c
n
a
ti
c
a
p
a
C
d
el
b
a
n
E
st
u
p
t
u
O
C
L
,
F
p
0
5
=
z
H
M
0
1
=
F
6
2
1
3
F
p
d
el
b
a
si
D
st
u
p
t
u
O
2
1
4
1
PDF 
ZIP