1
PS8157A 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16600
18-Bit Universal Bus Transceiver
with 3-State Outputs
Logic Block Diagram
Product Description
Pericom Semiconductors PI74ALVCH series of logic circuits are
produced in the Companys advanced 0.5 micron CMOS
technology, achieving industry leading speed.
The PI74ALVCH16600 uses D-type latches and D-type flip-flops
with 3-state outputs to allow data flow in transparent, latched, and
clocked modes.
Data flow in each direction is controlled by Output Enable (OEAB
and OEBA), Latched Enable (LEAB and LEBA), and Clock
(CLKAB and CLKBA) inputs. The clock can be controlled by the
Clock Enable (CLKENAB and CLKENBA) inputs. For A-to-B
data flow, the device operates in the transparent mode when LEAB
is HIGH. When LEAB is LOW, the A data is latched if CLKAB is
held at a high or low logic level. If LEAB is low, the A data is stored
in the latch/flip-flop on the high-to-low transition of CLKAB.
Output enable OEAB is active low. When OEAB is low, the
outputs are active. When OEAB is HIGH, the outputs are in the
high-impedance state.
Data flow for B to A is similar to that of A to B but uses OEBA,
LEBA, CLKBA, and CLKENBA.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pull-up resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
The PI74ALVCH16600 has Bus Hold which retains the data
inputs last state whenever the data input goes to high-impedance
preventing floating inputs and eliminating the need for pullup/
down resistors.
OEAB
CLKENAB
CLKAB
LEAB
LEBA
CLKBA
CLKENBA
OEBA
A1
3
27
29
30
28
2
55
56
1
CE
1D
C1
CLK
CE
1D
C1
CLK
B1
54
To 17 Other Channels
Product Features
PI74ALVCH16600 is designed for low voltage operation
V
CC
= 2.3V to 3.6V
Hysteresis on all inputs
Typical V
OLP
(Output Ground Bounce)
< 0.8V at V
CC
= 3.3V, T
A
= 25C
Typical V
OHV
(Output V
OH
Undershoot)
< 2.0V at V
CC
= 3.3V, T
A
= 25C
Bus Hold retains last active bus state during 3-State
eliminating the need for external pullup resistors
Industrial operation at 40C to +85C
Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 300 mil wide plastic SSOP (V)
PI74ALVCH16600
18-Bit Universal Bus Transceiver
2
PS8157A 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Pin Name
Description
CLKEN
Clock Enable Input (Active LOW)
OE
Output Enable Input (Active LOW)
LE
Latch Enable (Active HIGH)
CLKAB
Clock Input (Active LOW)
Ax
Data I/O
Bx
Data I/O
GND
Ground
V
CC
Power
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
25
26
27
28
32
31
30
29
Product Pin Description
Truth Table
(1)
Notes:
1. H = High Signal Level
L = Low Signal Level
Z = High Impedance
= HIGH-to-LOW Transition
Product Pin Configuration
56-PIN
V-56
A-56
OEAB
LEAB
A1
GND
A2
A3
VCC
A4
A5
A6
GND
A7
A8
A9
A10
A11
A12
GND
A13
A14
A15
VCC
A16
A17
GND
A18
OEBA
LEBA
CLKENAB
CLKAB
B1
GND
B2
B3
VCC
B4
B5
B6
GND
B7
B8
B9
B10
B11
B12
GND
B13
B14
B15
VCC
B16
B17
GND
B18
CLKBA
CLKENBA
A-to-B data flow is shown: B-to-A flow is similar but
uses OEBA, LEBA, CLKBA, and CLKENBA.
Output level before the indicated steady-state input
conditions were established.
s
t
u
p
n
I
s
t
u
p
t
u
O
B
B
A
N
E
K
L
C
B
A
E
O
B
A
E
L
B
A
K
L
C
A
X
H
X
X
X
Z
X
L
H
X
L
L
X
L
H
X
H
H
H
L
L
X
X
B
O
H
L
L
X
X
B
O
L
L
L
L
L
L
L
L
H
H
L
L
L
H
r
o
L
H
B
O
PI74ALVCH16600
18-Bit Universal Bus Transceiver
3
PS8157A 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Storage Temperature ......................................... 65C to +150C
Ambient Temperature with Power Applied ........ 40C to +85C
Input Voltage Range, V
IN ................................
0.5V to V
CC
+0.5V
Output Voltage Range, V
OUT .........................
0.5V to V
CC
+0.5V
DC Input Voltage ................................................. 0.5V to +5.0V
DC Output Current ............................................................ 100mA
Power Dissipation ................................................................ 1.0W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at
these or any other conditions above those indicated in the
operational sections of this specification is not implied. Expo-
sure to absolute maximum rating conditions for extended
periods may affect reliability.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Note:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
V
C
C
e
g
a
tl
o
V
y
l
p
p
u
S
3
.
2
6
.
3
V
V
H
I
e
g
a
tl
o
V
H
G
I
H
t
u
p
n
I
V
C
C
V
7
.
2
o
t
V
3
.
2
=
7
.
1
V
C
C
V
6
.
3
o
t
V
7
.
2
=
0
.
2
V
L
I
e
g
a
tl
o
V
W
O
L
t
u
p
n
I
V
C
C
V
7
.
2
o
t
V
3
.
2
=
7
.
0
V
C
C
V
6
.
3
o
t
V
7
.
2
=
8
.
0
V
N
I
e
g
a
tl
o
V
t
u
p
n
I
0
V
C
C
V
T
U
O
e
g
a
tl
o
V
t
u
p
t
u
O
0
V
C
C
I
H
O
t
n
e
rr
u
C
t
u
p
t
u
O
l
e
v
el
-
h
g
i
H
V
C
C
V
3
.
2
=
2
1
-
A
m
V
C
C
V
7
.
2
=
2
1
-
V
C
C
V
0
.
3
=
4
2
-
I
L
O
t
n
e
rr
u
C
t
u
p
t
u
O
l
e
v
el
-
w
o
L
V
C
C
V
3
.
2
=
2
1
V
C
C
V
7
.
2
=
2
1
V
C
C
V
0
.
3
=
4
2
T
A
e
r
u
t
a
r
e
p
m
e
T
ri
A
-
e
e
r
F
g
n
it
a
r
e
p
O
0
4
-
5
8
C
Recommended Operating Conditions
(1)
PI74ALVCH16600
18-Bit Universal Bus Transceiver
4
PS8157A 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 3.3V 10%)
s
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
t
s
e
T
V
C
C
)
1
(
.
n
i
M
.
p
y
T
)
2
(
.
x
a
M
s
ti
n
U
V
H
O
I
H
O
0
0
1
=
A
.
x
a
M
o
t
.
n
i
M
V
C
C
- 2
.
0
V
I
H
O
6
=
mA
V
H
I
=
V
7
.
1
V
3
.
2
0
.
2
I
H
O
2
1
=
mA
V
H
I
=
V
7
.
1
V
3
.
2
7
.
1
V
H
I
=
V
0
.
2
7
.
2 V
2
.
2
V
H
I
=
V
0
.
2
V
0
.
3
4
.
2
I
H
O
4
2
=
mA
V
H
I
V
0
.
2
=
V
0
.
3
0
.
2
V
L
O
I
L
O
0
0
1
=
A
.
x
a
M
o
t
.
n
i
M
2
.
0
I
L
O
=
A
m
6
V
L
I
=
V
7
.
0
V
3
.
2
4
.
0
I
L
O
2
1
=
mA
V
L
I
=
V
7
.
0
V
3
.
2
7
.
0
V
L
I
=
V
8
.
0
V
7
.
2
4
.
0
I
L
O
=
A
m
4
2
V
L
I
=
V
8
.
0
V
0
.
3
5
5
.
0
I
I
V
I
= V
C
C
D
N
G
r
o
V
6
.
3
5
A
I
I
)
d
l
o
H
(
)
3
(
V
I
=
V
7
.
0
V
3
.
2
5
4
V
I
=
V
7
.
1
5
4
-
V
I
=
V
8
.
0
V
0
.
3
5
7
V
I
=
V
0
.
2
5
7
-
V
I
=
V
6
.
3
o
t
0
V
6
.
3
0
0
5
I
Z
O
)
4
(
V
O
= V
C
C
D
N
G
r
o
V
6
.
3
0
1
I
C
C
V
I
= V
C
C
D
N
G
r
o
I
O
0
=
V
6
.
3
0
4
I
C
C
V
t
a
t
u
p
n
i
e
n
O
C
C
V
t
a
st
u
p
n
i
r
e
h
t
O
,
V
6
.
0
-
C
C
D
N
G
r
o
V
6
.
3
o
t
V
3
0
5
7
C
I
st
u
p
n
I
l
o
rt
n
o
C
V
I
= V
C
C
D
N
G
r
o
V
3
.
3
4
F
p
C
O
I
st
r
o
p
B
r
o
A
V
O
= V
C
C
D
N
G
r
o
V
3
.
3
8
F
p
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device typ e.
2. Typical values are at V
CC
= 3.3V, +25C ambient and maximum loading.
3. Bus Hold maximum dynamic current required to switch the input from one state to another.
4. For I/O ports, the I
OZ
includes the input leakage current.
PI74ALVCH16600
18-Bit Universal Bus Transceiver
5
PS8157A 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Timing Requirements over Operating Range
Switching Characteristics Over Operating Range
(1)
s
r
e
t
e
m
a
r
a
P
m
o
r
F
)t
u
p
n
I
(
o
T
)t
u
p
t
u
O
(
V
C
C
V
2
.
0
V
5
.
2
=
V
C
C
V
7
.
2
=
V
C
C
V
.
0
V
3
.
3
=
s
ti
n
U
.
n
i
M
)
2
(
.
x
a
M
.
n
i
M
)
2
(
.
x
a
M
.
n
i
M
)
2
(
.
x
a
M
f
X
A
M
0
5
1
0
5
1
0
5
1
z
H
M
t
D
P
B
r
o
A
A
r
o
B
0
.
1
1
.
5
7
.
4
1
0
.
4
s
n
t
D
P
r
o
B
A
E
L
A
B
E
L
B
r
o
A
9
.
5
5
.
5
1
8
.
4
t
D
P
r
o
B
A
K
L
C
A
B
K
L
C
3
.
7
8
.
6
3
.
1
7
.
5
t
N
E
r
o
B
A
E
O
A
B
E
O
5
.
6
3
.
6
1
.
1
2
.
5
t
S
I
D
r
o
B
A
E
O
A
B
E
O
1
.
5
7
.
4
2
.
1
4
.
4
Notes:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
V
C
C
V
2
.
0
V
5
.
2
=
V
C
C
V
7
.
2
=
V
C
C
V
3
.
0
V
3
.
3
=
s
ti
n
U
.
n
i
M
.
x
a
M
.
n
i
M
.
x
a
M
.
n
i
M
.
x
a
M
f
K
C
O
L
C
y
c
n
e
u
q
e
rf
k
c
o
l
C
0
0
5
1
0
0
5
1
0
0
5
1
z
H
M
t
W
e
sl
u
P
n
o
it
a
r
u
D
h
g
i
h
E
L
3
.
3
3
.
3
3
.
3
s
n
w
o
l
r
o
h
g
i
h
K
L
C
3
.
3
3
.
3
3
.
3
t
U
S
p
u
t
e
S
e
m
it
K
L
C
e
r
o
f
e
b
a
t
a
D
3
.
1
3
.
1
2
.
1
E
L
e
r
o
f
e
b
a
t
a
D
h
g
i
h
K
L
C
2
.
1
1
.
1
1
.
1
E
L
e
r
o
f
e
b
a
t
a
D
w
o
l
K
L
C
8
.
1
5
.
1
5
.
1
K
L
C
e
r
o
f
e
b
N
E
K
L
C
7
.
0
7
.
0
8
.
0
t
H
e
m
it
d
l
o
H
K
L
C
r
e
tf
a
a
t
a
D
5
.
1
8
.
1
5
.
1
E
L
r
e
tf
a
a
t
a
D
h
g
i
h
K
L
C
6
.
1
9
.
1
6
.
1
E
L
r
e
tf
a
a
t
a
D
w
o
l
K
L
C
2
.
1
6
.
1
3
.
1
K
L
C
r
e
tf
a
N
E
K
L
C
4
.
1
7
.
1
4
.
1
D /tDv
)
1
(
ll
a
F
r
o
e
si
R
n
o
it
i
s
n
a
r
T
t
u
p
n
I
0
0
1
0
0
1
0
0
1
V
/
s
n
Notes:
1. See test circuit and waveforms
Operating Characteristics, T
A
= 25C
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
t
s
e
T
V
C
C
V
2
.
0
V
5
.
2
=
V
C
C
V
3
.
0
V
3
.
3
=
s
ti
n
U
l
a
c
i
p
y
T
C
D
P
n
o
it
a
p
i
s
si
D
r
e
w
o
P
e
c
n
a
ti
c
a
p
a
C
d
el
b
a
n
E
st
u
p
t
u
O
C
L
F
p
0
5
=
z
H
M
0
1
=
f
3
4
6
5
F
p
d
el
b
a
si
D
st
u
p
t
u
O
6
6
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
PDF 
ZIP