1
PS8135B 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16652
16-Bit Bus Transceiver and Register
with 3-State Outputs
Product Description
Pericom Semiconductors PI74ALVCH series of logic circuits are
produced in the Companys advanced 0.5 micron CMOS technology,
achieving industry leading speed.
The PI74ALVCH16652 is a 16-bit bus transceiver and register
designed for low 2.3V to 3.6V Vcc operation. It consists of D-type
flip-flops and control circuitry arranged for multiplexed transmission
of data directly from the data bus or from the internal storage
registers. The device can be used as two 8-bit transceivers or one 16-
bit transceiver.
Complementary Output Enable (OEAB and OEBA) inputs are
provided to control the transceiver functions. Select Control (SAB
and SBA) inputs are provided to select whether real-time or stored
data is transferred. A low input level selects real-time data, and a high
input level selects stored data. Circuitry used for Select Control
eliminates the typical decoding glitch that occurs in a multiplexer
during the transition between stored and real-time data.
Data on the A or B bus, or both, can be stored in the internal D flip-
flops by low-to-high transitions at the appropriate clock (CLKAB or
CLKBA) inputs regardless of the levels on the Select Control or
Output Enable inputs. When SAB and SBA are in the real-time
transfer mode, it also is possible to store data without using the
internal D-type flip-lops by simultaneously enabling OEAB and
OEBA. In this configuration, each output reinforces its input. Thus,
when all other data sources to the two sets of bus lines are in the high-
impedance state, each set of bus lines remains at its last level
configuration.
Active bus-hold circuitry is provided to hold unused or floating data
inputs at a valid logic level.
To ensure the high-impedance state during power up or power down,
OEBA should be tied to Vcc through a pull-up resistor and OEAB
should be tied to GND through a pull-down resistor; the minimum
value of the resistor is determined by the current-sinking current
sourcing capability of the driver.
Product Features
PI74ALVCH16652 is designed for low voltage operation
V
CC
= 2.3V to 3.6V
Hysteresis on all inputs
Typical V
OLP
(Output Ground Bounce)
< 0.8V at V
CC
= 3.3V, T
A
= 25C
Typical V
OHV
(Output V
OH
Undershoot)
< 2.0V at V
CC
= 3.3V, T
A
= 25C
Bus Hold retains last active bus state during 3-State,
eliminating the need for external pullup resistors
Industrial operation at 40C to +85C
Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 300 mil wide plastic SSOP (V)
Product Pin Configuration
1
OEAB
1
1
CLKAB
2
1
SAB
3
GND
4
1
A
1
5
1
A
2
6
V
CC
7
1
A
3
8
1
A
4
9
1
A
5
10
GND
11
1
A
6
12
1
A
7
13
1
A
8
14
2
A
1
15
2
A
2
16
2
A
3
17
GND
18
2
A
4
19
2
A
5
20
2
A
6
21
V
CC
22
2
A
7
23
2
A
8
24
1
OEBA
56
1
CLKBA
55
1
SBA
54
GND
53
1
B
1
52
1
B
2
51
V
CC
50
1
B
3
49
1
B
4
48
1
B
5
47
GND
46
1
B
6
45
1
B
7
44
1
B
8
43
2
B
1
42
2
B
2
41
2
B
3
40
GND
39
2
B
4
38
2
B
5
37
2
B
6
36
V
CC
35
2
B
7
34
2
B
8
33
GND
25
2
SAB
26
2
CLKAB
27
2
OEAB
28
GND
32
2
SBA
31
2
CLKBA
30
2
OEBA
29
56-Pin
A,V
3
PS8135B 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16652
3.3V 20-Bit Flip-Flop with 3-State Outputs
Product Pin Description
Notes:
1. H = High Voltage Level, X = Dont Care,
L = Low Voltage Level,
= LOW-to-HIGH Transition
* The data output functions may be enabled or disabled by a varietyof level combinations at the OEAB or OEBA
inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH
transition on the clock inputs.
** Select control = L; clocks can occur simultaneously. Select control = H; to load both registers,
clocks must be staggered.
s
t
u
p
n
I
*
O
/
I
a
t
a
D
n
o
it
c
n
u
F
r
o
n
o
it
a
r
e
p
O
B
A
E
O
A
B
E
O
B
A
K
L
C
A
B
K
L
C
B
A
S
A
B
S
8
A
-
1
A
8
B
-
1
B
L
H
L
r
o
H
L
r
o
H
X
X
t
u
p
n
I
t
u
p
n
I
n
o
it
al
o
s
I
L
H
X
X
t
u
p
n
I
t
u
p
n
I
a
t
a
d
B
d
n
a
A
e
r
o
t
S
X
H
L
r
o
H
X
X
t
u
p
n
I
*
*
d
ei
fi
c
e
p
s
n
U
B
d
l
o
h
,
A
e
r
o
t
S
H
H
*
*
X
X
t
u
p
n
I
t
u
p
t
u
O
s
r
e
t
si
g
e
r
h
t
o
b
n
i
A
e
r
o
t
S
L
X
L
r
o
H
X
X
*
*
d
ei
fi
c
e
p
s
n
U
t
u
p
n
I
B
e
r
o
t
s
,
A
d
l
o
H
L
L
X
*
*
X
t
u
p
t
u
O
t
u
p
n
I
s
r
e
t
si
g
e
r
h
t
o
b
n
i
B
e
r
o
t
S
L
L
X
X
X
L
t
u
p
t
u
O
t
u
p
n
I
s
u
b
A
o
t
a
t
a
d
B
e
m
it
-l
a
e
R
L
L
X
L
r
o
H
X
H
t
u
p
t
u
O
t
u
p
n
I
s
u
b
A
o
t
a
t
a
d
B
d
e
r
o
t
S
H
H
X
X
L
X
t
u
p
n
I
t
u
p
t
u
O
s
u
b
B
o
t
a
t
a
d
A
e
m
it
-l
a
e
R
H
H
L
r
o
H
X
H
X
t
u
p
n
I
t
u
p
t
u
O
s
u
b
B
o
t
a
t
a
d
A
d
e
r
o
t
S
H
L
L
r
o
H
L
r
o
H
H
H
t
u
p
t
u
O
t
u
p
t
u
O
s
u
b
A
o
t
a
t
a
d
B
d
e
r
o
t
s
&
s
u
b
B
o
t
a
t
a
d
A
d
e
r
o
t
S
e
m
a
N
n
i
P
n
o
it
p
i
r
c
s
e
D
B
A
E
O
)
H
G
I
H
e
v
it
c
A
(
st
u
p
n
I
el
b
a
n
E
t
u
p
t
u
O
A
B
E
O
)
W
O
L
e
v
it
c
A
(
st
u
p
n
I
el
b
a
n
E
t
u
p
t
u
O
A
B
K
L
C
x
,
B
A
K
L
C
x
st
u
p
n
I
e
sl
u
P
k
c
o
l
C
A
B
S
x
,
B
A
S
x
st
u
p
n
I
l
o
rt
n
o
C
t
c
el
e
S
x
A
x
st
u
p
t
u
O
B
r
e
t
si
g
e
R
a
t
a
D
,s
t
u
p
n
I
A
r
e
t
si
g
e
R
a
t
a
D
x
B
x
st
u
p
t
u
O
A
r
e
t
si
g
e
R
a
t
a
D
,s
t
u
p
n
I
B
r
e
t
si
g
e
R
a
t
a
D
D
N
G
d
n
u
o
r
G
V
CC
r
e
w
o
P
Truth Table
(1)
5
PS8135B 11/06/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16652
3.3V 20-Bit Flip-Flop with 3-State Outputs
Storage Temperature ................................................. 65C to +150C
Ambient Temperature with Power Applied ................. 40C to +85C
Input Voltage Range, V
IN ............................................
0.5V to V
CC
+0.5V
Output Voltage Range, V
OUT .....................................
0.5V to V
CC
+0.5V
DC Input Voltage .......................................................... 0.5V to +5.0V
DC Output Current ...................................................................100 mA
Power Dissipation ........................................................................ 1.0W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 3.3V 10%)
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
)
1
(
.
n
i
M
.
p
y
T
)
2
(
.
x
a
M
s
ti
n
U
V
C
C
e
g
a
tl
o
V
y
l
p
p
u
S
3
.
2
6
.
3
V
V
H
I
)
3
(
e
g
a
tl
o
V
H
G
I
H
t
u
p
n
I
V
C
C
V
7
.
2
o
t
V
3
.
2
=
7
.
1
V
C
C
V
6
.
3
o
t
V
7
.
2
=
0
.
2
V
L
I )
3
(
e
g
a
tl
o
V
W
O
L
t
u
p
n
I
V
C
C
V
7
.
2
o
t
V
3
.
2
=
7
.
0
V
C
C
V
6
.
3
o
t
V
7
.
2
=
8
.
0
V
N
I
)
3
(
e
g
a
tl
o
V
t
u
p
n
I
0
V
C
C
V
T
U
O
)
3
(
e
g
a
tl
o
V
t
u
p
t
u
O
0
V
C
C
V
H
O
e
g
a
tl
o
V
H
G
I
H
t
u
p
t
u
O
I
H
O
0
0
1
-
=
V
,
A
C
C
=
.
x
a
M
o
t
.
n
i
M
V
C
C
2
.
0
V
H
I
I
,
V
7
.
1
=
H
O
= 6
V
,
A
m
C
C
=
V
3
.
2
0
.
2
V
H
I
I
,
V
7
.
1
=
H
O
= 2
1
V
,
A
m
C
C
=
V
3
.
2
7
.
1
V
H
I
I
,
V
0
.
2
=
H
O
= 2
1
V
,
A
m
C
C
=
V
7
.
2
2
.
2
V
H
I
I
,
V
0
.
2
=
H
O
= 2
1
V
,
A
m
C
C
=
V
0
.
3
4
.
2
V
H
I
I
,
V
0
.
2
=
H
O
= 4
2
V
,
A
m
C
C
=
V
0
.
3
0
.
2
V
L
O
t
u
p
t
u
O
W
O
L
e
g
a
tl
o
V
I
L
O
0
0
1
=
V
,
A
L
I
=
.
x
a
M
o
t
.
n
i
M
2
.
0
V
L
I
I
,
V
7
.
0
=
L
O
6
=
V
,
A
m
C
C
=
V
3
.
2
4
.
0
V
L
I
I
,
V
7
.
0
=
L
O
2
1
=
V
,
A
m
C
C
=
V
3
.
2
7
.
0
V
L
I
I
,
V
8
.
0
=
L
O
2
1
=
V
,
A
m
C
C
=
V
7
.
2
4
.
0
V
L
I
I
,
V
8
.
0
=
L
O
4
2
=
V
,
A
m
C
C
=
V
0
.
3
5
5
.
0
I
H
O
)
3
(
t
u
p
t
u
O
H
G
I
H
t
n
e
rr
u
C
V
C
C
V
3
.
2
=
2
1
-
A
m
V
C
C
V
7
.
2
=
2
1
-
V
C
C
V
0
.
3
=
4
2
-
I
L
O )
3
(
t
u
p
t
u
O
W
O
L
t
n
e
rr
u
C
V
C
C
V
3
.
2
=
2
1
V
C
C
V
7
.
2
=
2
1
V
C
C
V
0
.
3
=
4
2
PDF 
ZIP
