1
PS8156 11/17/97
Description
Pericom Semiconductor's PI74ALVCH series of logic circuits are
produced in the Company's advanced 0.5 micron CMOS
technology, achieving industry leading speed.
The PI74ALVCH16821 is a 20-bit bus interface flip-flop designed
for 2.3V to 3.3V V
CC
operation. It can be used as two 10-bit flip-
flops or one 20-bit flip-flops. The 20 flip-flops are edge-triggered
D-type flip-flops. On the positive transition of the clock (CLK)
input, the device provides true data at the Q outputs.
A buffered output-enable (OE) input can be used to place the ten
outputs in either a normal logic state (HIGH or LOW level) or a
high-impedance state. In the high-impedance state, the outputs
neither load nor drive the bus lines significantly. The high-
impedance state and increased drive provide the capacity to drive
bus lines without the need for interface or pullup components.
OE does not affect the internal operation of the flip-flops. Old data
can be retained or new data can be entered while the outputs are in
the high-impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor; the
minimum value of the resistor is determined by the current sinking
capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
Logic Block Diagram
1
OE
C
1
1
D
1CLK
TO 9 OTHER CHANNELS
1D
1
1
Q
1
1
56
55
2
One of Ten
Channels
2
OE
C
1
1
D
2CLK
TO 9 OTHER CHANNELS
2D
1
2Q
1
28
29
42
15
One of Ten
Channels
Product Features
PI74ALVCH16821 is designed for low voltage operation
V
CC
= 2.3V to 3.6V
Hysteresis on all inputs
Typical V
OLP
(Output Ground Bounce)
< 0.8V at V
CC
= 3.3V, T
A
= 25C
Typical V
OHV
(Output V
OH
Undershoot)
< 2.0V at V
CC
= 3.3V, T
A
= 25C
Bus Hold retains last active bus state during 3-STATE,
eliminating the need for external pullup resistors
Industrial operation at 40C to +85C
Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 300 mil wide plastic SSOP (V)
2
PS8156 11/17/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
s
t
u
p
n
I
s
t
u
p
t
u
O
E
O
K
L
C
D
Q
L
H
H
L
L
L
L
r
o
H
L
X
Q
0
H
X
X
Z
Pin Name
Description
OE
Output Enable Input (Active LOW)
CLK
Clock Input (Active HIGH)
Dx
Data Inputs
Qx
3-State Outputs
GND
Ground
V
CC
Power
Product Pin Description
Truth Table
(1)
Note:
1.
H = High Signal Level
L = Low Signal Level
X = Irrelevant
Z = High Impedance
= LOW-to-HIGH Transition
n = 1,2
Product Pin Configuration
56-PIN
V56
A56
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
25
26
27
28
32
31
30
29
2
Q
10
2
D
10
2
Q
9
2
D
9
GND
GND
2
Q
8
2
D
8
2
Q
7
2
D
7
VCC
VCC
2
Q
6
2
D
6
2
Q
5
2
D
5
2
Q
4
2
D
4
GND
GND
2
Q
3
2
D
3
2
Q
2
2
D
2
2
Q
1
2
D
1
1
Q
10
1
D
10
1
Q
9
1
D
9
1
Q
8
1
D
8
GND
GND
1
Q
7
1
D
7
1
Q
6
1
D
6
1
Q
5
1
D
5
VCC
VCC
1
Q
4
1
D
4
1
Q
3
1
D
3
1
Q
2
1
D
2
GND
GND
1
Q
1
1
D
1
1
QE
1
CLK
2
OE
2
CLK
56 Pin
V56
A56
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
3
PS8156 11/17/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Storage Temperature ............................................................ 65C to +150C
Ambient Temperature with Power Applied .......................... 40C to +85C
Input Voltage Range, V
IN ....................................................
0.5V to V
CC
+0.5V
Output Voltage Range, V
OUT .............................................
0.5V to V
CC
+0.5V
DC Input Voltage ................................................................... 0.5V to +5.0V
DC Output Current.............................................................................. 100 mA
Power Dissipation ................................................................................... 1.0W
Note:
Stresses greater than those listed under MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 3.3V 10%)
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
)
1
(
.
n
i
M
.
p
y
T
)
2
(
.
x
a
M
s
ti
n
U
V
C
C
e
g
a
tl
o
V
y
l
p
p
u
S
3
.
2
6
.
3
V
V
H
I
)
3
(
e
g
a
tl
o
V
H
G
I
H
t
u
p
n
I
V
C
C
V
7
.
2
o
t
V
3
.
2
=
7
.
1
V
C
C
V
6
.
3
o
t
V
7
.
2
=
0
.
2
V
L
I
)
3
(
e
g
a
tl
o
V
W
O
L
t
u
p
n
I
V
C
C
V
7
.
2
o
t
V
3
.
2
=
7
.
0
V
C
C
V
6
.
3
o
t
V
7
.
2
=
8
.
0
V
N
I
)
3
(
e
g
a
tl
o
V
t
u
p
n
I
0
V
C
C
V
T
U
O
)
3
(
e
g
a
tl
o
V
t
u
p
t
u
O
0
V
C
C
V
H
O
t
u
p
t
u
O
H
G
I
H
e
g
a
tl
o
V
I
H
O
0
0
1
-
=
m V
,
A
C
C
=
.
x
a
M
o
t
.
n
i
M
V
C
C
2
.
0
-
V
H
I
I
,
V
7
.
1
=
H
O
6
-
=
V
,
A
m
C
C
=
V
3
.
2
0
.
2
V
H
I
I
,
V
7
.
1
=
H
O
2
1
-
=
V
,
A
m
C
C
=
V
3
.
2
7
.
1
V
H
I
I
,
V
0
.
2
=
H
O
2
1
-
=
V
,
A
m
C
C
=
V
7
.
2
2
.
2
V
H
I
I
,
V
0
.
2
=
H
O
2
1
-
=
V
,
A
m
C
C
=
V
0
.
3
4
.
2
V
H
I
I
,
V
0
.
2
=
H
O
4
2
-
=
V
,
A
m
C
C
=
V
0
.
3
0
.
2
V
L
O
t
u
p
t
u
O
W
O
L
e
g
a
tl
o
V
I
L
O
0
0
1
=
m V
,
A
L
I
=
.
x
a
M
o
t
.
n
i
M
2
.
0
V
L
I
I
,
V
7
.
0
=
L
O
6
=
V
,
A
m
C
C
=
V
3
.
2
4
.
0
V
L
I
I
,
V
7
.
0
=
L
O
2
1
=
V
,
A
m
C
C
=
V
3
.
2
7
.
0
V
L
I
I
,
V
8
.
0
=
L
O
2
1
=
V
,
A
m
C
C
=
V
7
.
2
4
.
0
V
L
I
I
,
V
8
.
0
=
L
O
4
2
=
V
,
A
m
C
C
=
V
0
.
3
5
5
.
0
I
H
O
)
3
(
t
u
p
t
u
O
H
G
I
H
t
n
e
rr
u
C
V
C
C
V
3
.
2
=
2
1
-
A
m
V
C
C
V
7
.
2
=
2
1
-
V
C
C
V
0
.
3
=
4
2
-
I
L
O
)
3
(
t
u
p
t
u
O
W
O
L
t
n
e
rr
u
C
V
C
C
V
3
.
2
=
2
1
V
C
C
V
7
.
2
=
2
1
V
C
C
V
0
.
3
=
4
2
4
PS8156 11/17/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25C ambient and maximum loading.
3. Unused Control Inputs must be held HIGH or LOW to prevent them from floating.
DC Electrical Characteristics-
Continued (Over the Operating Range, T
A
= 40C to +85C, V
CC
= 3.3V 10%)
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
)
1
(
.
n
i
M
.
p
y
T
)
2
(
.
x
a
M
s
ti
n
U
I
N
I
t
n
e
rr
u
C
t
u
p
n
I
V
N
I
V
=
C
C
V
,
D
N
G
r
o
C
C
V
6
.
3
=
5
mA
I
N
I
(
HOLD
)
t
u
p
n
I
d
l
o
H
t
n
e
rr
u
C
V
N
I
V
,
V
7
.
0
=
C
C
V
3
.
2
=
5
4
V
N
I
V
,
V
7
.
1
=
C
C
V
3
.
2
=
5
4
-
V
N
I
V
,
V
8
.
0
=
C
C
V
0
.
3
=
5
7
V
N
I
V
,
V
0
.
2
=
C
C
V
0
.
3
=
5
7
-
V
N
I
0
=
o
t
V
,
V
6
.
3
C
C
V
6
.
3
=
0
0
5
I
Z
O
)
st
u
p
t
u
O
E
T
A
T
S
-
3
(
t
n
e
rr
u
C
t
u
p
t
u
O
V
T
U
O
V
=
C
C
r
o
,
D
N
G
V
C
C
V
6
.
3
=
0
1
I
C
C
t
n
e
rr
u
C
y
l
p
p
u
S
V
C
C
=
V
6
.
3
I
,
T
U
O
0
= m ,
A
V
N
I
V
r
o
D
N
G
=
C
C
0
4
DI
C
C
t
u
p
n
I
r
e
p
t
n
e
rr
u
C
y
l
p
p
u
S
H
G
I
H
L
T
T
@
V
C
C
V
0
.
3
=
o
t
6
.
3 V
V
t
a
t
u
p
n
I
e
n
O
C
C
-
V
6
.
0
V
t
a
st
u
p
n
I
r
e
h
t
O
C
C
D
N
G
r
o
0
5
7
C
I
st
u
p
n
I
l
o
rt
n
o
C
V
N
I
V
=
C
C
V
,
D
N
G
r
o
C
C
V
3
.
3
=
5
.
3
F
p
st
u
p
n
I
a
t
a
D
6
C
O
st
u
p
t
u
O
V
O
V
=
C
C
V
,
D
N
G
r
o
C
C
V
3
.
3
=
7
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
V
C
C
V
2
.
0
V
5
.
2
=
V
C
C
V
7
.
2
=
V
C
C
V
3
.
0
V
3
.
3
=
s
ti
n
U
.
n
i
M
.
x
a
M
.
n
i
M
.
x
a
M
.
n
i
M
.
x
a
M
f
K
C
O
L
C
y
c
n
e
u
q
e
r
F
k
c
o
l
C
0
0
5
1
0
0
5
1
0
0
5
1
z
H
M
t
W
W
O
L
r
o
H
G
I
H
K
L
C
n
o
it
a
r
u
D
e
sl
u
P
3
.
3
3
.
3
3
.
3
s
n
t
U
S
K
L
C
e
r
o
f
e
b
a
t
a
d
e
m
i
T
p
u
t
e
S
4
.
4
9
.
3
4
.
3
t
H
K
L
C
r
e
tf
a
a
t
a
d
e
m
it
d
l
o
H
0
0
0
D /tDv
)
3
(
ll
a
F
r
o
e
si
R
n
o
it
i
s
n
a
r
T
t
u
p
n
I
0
0
1
0
0
1
0
0
1
v
/
s
n
Timing Requirements over Operating Range
Note:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
PI74ALVCH16821
3.3V 20-Bit Bus Interface Flip-Flop
with 3-State Outputs
5
PS8156 11/17/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
s
r
e
t
e
m
a
r
a
P
m
o
r
F
)
T
U
P
N
I
(
o
T
)
T
U
P
T
U
O
(
V
C
C
V
2
.
0
V
5
.
2
=
V
C
C
V
7
.
2
=
V
C
C
V
3
.
0
V
3
.
3
=
s
ti
n
U
.
n
i
M
)
2
(
.
x
a
M
.
n
i
M
( )
2
.
x
a
M
.
n
i
M
)
2
(
.
x
a
M
f
X
A
M
0
5
1
0
5
1
0
5
1
z
H
M
t
D
P
K
L
C
Q
0
.
1
4
.
6
3
.
5
0
.
1
5
.
4
s
n
t
N
E
E
O
0
.
1
1
.
7
2
.
6
0
.
1
1
.
5
t
S
I
D
E
O
4
.
1
9
.
5
0
.
5
0
.
1
6
.
4
Switching Characteristics Over Operating Range
(1)
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
Operating Characteristics, T
A
= 25C
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
t
s
e
T
V
C
C
V
2
.
0
V
5
.
2
=
V
C
C
V
3
.
0
V
3
.
3
=
s
ti
n
U
l
a
c
i
p
y
T
C
D
P
n
o
it
a
p
i
s
si
D
r
e
w
o
P
e
c
n
a
ti
c
a
p
a
C
d
el
b
a
n
E
st
u
p
t
u
O
C
L
,
F
p
0
5
=
z
H
M
0
1
=
f
6
3
0
4
F
p
d
el
b
a
si
D
st
u
p
t
u
O
2
2
4
2
PDF 
ZIP