1
PS8355A 11/23/98
Product Description
Pericom Semiconductors PI74ALVTC series of logic circuits are
produced in the Companys advanced 0.35 micron CMOS
technology, achieving industry leading speed.
The PI74ALVTC16373 is particularly suitable for implementing
buffer registers, I/O ports, bidirectional bus drivers, and working
registers. This device can be used as two 8-bit latches or one 16-bit
latch. When the Latch Enable (LE) input is HIGH, the Q outputs
follow the (D) inputs. When LE is taken LOW, the Q outputs are
latched at the levels set up at the D inputs.
A buffered Output Enable (OE) input can be used to place the eight
outputs in either a normal logic state (high or low logic levels) or
a high-impedance state in which the outputs neither load nor drive
the bus lines significantly. The high-impedance state and the
increased drive provide the capability to drive bus lines without an
interface or pullup components. OE does not affect internal
operations of the latch. Old data can be retained or new data can be
entered while the ouputs are in the high-impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vdd through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
The family offers both I/O Tolerant, which allows it to operate in
mixed 1.8/3.6V systems, and Bus Hold, which retains the data
inputs last state whenever the data input goes to high-impedance,
preventing floating inputs and eliminating the need for pullup/
down resistors.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Features
PI74ALVTC family is designed for low voltage operation,
V
DD
= 1.8V to 3.6V
Supports Live Insertion
3.6V I/O Tolerant Inputs and Outputs
Bus Hold
High Drive, -32/64mA @ 3.3V
Uses patented noise reduction circuitry
Power-off high impedance inputs and outputs
Industrial operation at 40C to +85C
Packages available:
48-pin 240 mil wide plastic TSSOP (A)
48-pin 173 mil wide plastic TVSOP (K)
48-pin 300 mil wide plastic SSOP (V)
PI74ALVTC16373
16-Bit Transparent D-Type Latch
with 3-STATE Outputs
Logic Block Diagram
1LE
1Q1
1D
C1
1D1
To Seven Other Channels
1OE
1
48
47
2
2LE
2Q1
1D
C1
2D1
To Seven Other Channels
25
36
13
24
2OE
2
PS8355A 11/23/98
PI74ALVTC16373
16-Bit Transparent D-Type Latch With 3-STATE Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Pin Description
Truth Table
(1)
Note:
1. H = High Signal Level
L = Low Signal Level
X = Dont Care or Irrelevant
Z = High Impedance
Product Pin Configuration
1
OE
1
Q
1
1
Q
2
GND
1
Q
3
1
Q
4
V
CC
1
Q
5
1
Q
6
GND
1
Q
7
1
Q
8
2
Q
1
2
Q
2
GND
2
Q
3
2
Q
4
V
CC
2
Q
5
2
Q
6
GND
2
Q
7
2
Q
8
2
OE
1
2
3
4
5
6
7
8
9
48
10
47
11
46
12
45
13
44
14
43
15
42
16
41
17
40
18
39
19
38
20
37
21
36
22
35
23
34
24
33
32
31
30
29
28
27
26
25
1
LE
1
D
1
1
D
2
GND
1
D
3
1
D
4
V
CC
1
D
5
1
D
6
GND
1
D
7
1
D
8
2
D
1
2
D
2
GND
2
D
3
2
D
4
V
CC
2
D
5
2
D
6
GND
2
D
7
2
D
8
2
LE
48-PIN
A48
K48
V48
Pin Name
Description
O E
Output Enable Input (Active LOW)
L E
Latch Enable (Active HIGH)
D x
Data Inputs
Q x
3-State Outputs
GND
Ground
V
CC
Power
s
t
u
p
n
I
)
1
(
s
t
u
p
t
u
O
)
1
(
E
O
E
L
D
Q
L
H
H
H
L
H
L
L
L
L
X
Q
O
H
X
X
Z
3
PS8355A 11/23/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVTC16373
16-Bit Transparent D-Type Latch With 3-STATE Outputs
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those indi-
cated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions
for extended periods may affect reliability.
Supply Voltage Range, V
DD
.......................................... 0.5V to 4.6V
Input Voltage Range, V
I
................................................. -0.5V to 4.6V
Output Voltage Range, V
O
(3-Stated) ............................ -0.5V to 4.6V
Output Voltage Range, V
O
(1)
(Active) ................. 0.5V to V
DD
+0.5V
DC Input Diode Current (I
IK
) V
I
<0V ........................................ -50mA
DC Output Diode Current (I
OK
)
V
O
<0V ................................................................................... -50mA
V
O
>V
DD
................................................................................ 50mA
DC Output Source/Sink Current (I
OH
/I
OL
) ......................... -64/128mA
DC V
DD
or GND Current per Supply Pin (I
CC
or GND) ....... 100mA
Storage Temperature Range, T
stg
................................. 65
C to150
C
Recommended Operating Conditions
2
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Notes
1. Absolute maximum of I
O
must be observed.
2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
3 As measured between 0.8V and 2.0V, V
DD
= 3.0V.
.
n
i
M
.
x
a
M
s
ti
n
U
V
D
D
e
g
a
tl
o
v
y
l
p
p
u
S
g
n
it
a
r
e
p
O
8
.
1
6
.
3
V
y
l
n
O
n
o
it
n
e
t
e
R
a
t
a
D
2
.
1
6
.
3
V
H
I
e
g
a
tl
o
v
t
u
p
n
i
l
e
v
el
-
h
g
i
H
V
D
D
V
6
.
3
o
t
V
7
.
2
=
0
.
2
V
L
I
e
g
a
tl
o
v
t
u
p
n
i
l
e
v
el
-
w
o
L
V
D
D
V
6
.
3
o
t
V
7
.
2
=
8
.
0
V
I
e
g
a
tl
o
v
t
u
p
n
I
3
.
0
-
6
.
3
V
O
e
g
a
tl
o
v
t
u
p
t
u
O
e
t
a
t
S
e
v
it
c
A
0
V
D
D
e
t
a
t
S
ff
O
0
6
.
3
I
n
i
t
n
e
rr
u
c
t
u
p
t
u
O
H
O
I/
L
O
V
D
D
V
6
.
3
o
t
V
0
.
3
=
V
D
D
V
6
.
3
o
t
V
0
.
3
=
V
D
D
V
7
.
2
o
t
V
3
.
2
=
V
D
D
V
8
.
1
=
4
6
/
2
3
-
4
2
8
1
6
A
m
/t
v
e
t
a
r
ll
a
f
r
o
e
si
r
n
o
it
si
s
n
a
rt
t
u
p
n
I
)
3
(
0
0
1
V
/
s
n
T
A
e
r
u
t
a
r
e
p
m
e
t
ri
a
-
e
e
rf
g
n
it
a
r
e
p
O
-
0
4
5
8
C
4
PS8355A 11/23/98
PI74ALVTC16373
16-Bit Transparent D-Type Latch With 3-STATE Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Electrical Characteristics over Recommended Operating Free-Air Temperature Range
(unless otherwise noted)
DC Characteristics (2.7V<V
DD
3.6V)
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
V
D
D
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
V
H
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
H
G
I
H
6
.
3
-
7
.
2
0
.
2
V
V
L
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
W
O
L
8
.
0
V
H
O
e
g
a
tl
o
V
t
u
p
t
u
O
l
e
v
e
L
H
G
I
H
I
H
O
=
-
0
0
1
A
V
D
D
2
.
0
-
I
H
O
=
-
A
m
2
1
7
.
2
2
.
2
I
H
O
=
-
A
m
8
1
0
.
3
4
.
2
I
H
O
=
-
A
m
4
2
2
.
2
I
H
O
=
-
A
m
2
3
0
.
2
V
L
O
e
g
a
tl
o
V
t
u
p
t
u
O
l
e
v
e
L
W
O
L
I
L
O
=
0
0
1
A
6
.
3
-
7
.
2
2
.
0
I
L
O
= 2
1 A
m
7
.
2
4
.
0
I
L
O
= 8
1 A
m
0
.
3
4
.
0
I
L
O
= 4
2 A
m
5
4
.
0
I
L
O
= 2
3 A
m
5
.
0
I
L
O
= 4
6 A
m
5
5
.
0
I
I
t
n
e
rr
u
C
e
g
a
k
a
e
L
t
u
p
n
I
V
I
V
=
D
D
D
N
G
r
o
,
6
.
3
0
.
5
A
I
Z
O
e
g
a
k
a
e
L
t
u
p
t
u
O
E
T
A
T
S
-
3
V
O
V
6
.
3
=
7
.
2
0
1
I
F
F
O
t
n
e
rr
u
C
e
g
a
k
a
e
L
F
F
O
-r
e
w
o
P
V
I
V
r
o
O
V
6
.
3
0
0
1
I
L
D
O
w
o
L
t
n
e
rr
u
C
t
u
p
t
u
O
V
IN
=
V
IH
V
r
o
IL
,
V
5
.
1
=
o
V
)
1
(
6
.
3
0
5
1
4
3
3
A
m
I
H
D
O
h
g
i
H
t
n
e
rr
u
C
t
u
p
t
u
O
V
IN
=
V
IH
V
r
o
IL
,
V
5
.
1
=
o
V
)
1
(
8
5
-
4
1
1
-
I
D
L
O
H
t
n
e
rr
u
C
d
l
o
H
s
u
B
st
u
p
t
u
O
B
r
o
A
V
I
V
8
.
0
=
0
.
3
5
7
A
V
I
V
0
.
2
=
5
7
-
V
I
V
6
.
3
o
t
0
=
6
.
3
0
0
5
I
D
D
t
n
e
rr
u
C
y
l
p
p
u
S
t
n
e
c
s
ei
u
Q
V
I
V
=
D
D
D
N
G
r
o
6
.
3
-
7
.
2
0
5
V
D
D
V
(
I
V
,
O
)
V
6
.
3
0
5
I
D
D
I
n
i
e
s
a
e
r
c
n
I
D
D
t
u
p
n
i
r
e
p
V
H
I
V
=
D
D
,
V
6
.
0
-
V
t
a
st
u
p
n
i
r
e
h
t
O
D
D
d
n
G
r
o
0
0
4
Notes
1. Duration of test must not exceed 1 second with only 1 output tested at a time.
5
PS8355A 11/23/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVTC16373
16-Bit Transparent D-Type Latch With 3-STATE Outputs
DC Characteristics (2.3V
V
DD
2.7V)
n
o
it
p
i
r
c
s
e
D
s
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
V
D
D
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
V
H
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
H
G
I
H
7
.
2
-
3
.
2
6
.
1
V
V
L
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
W
O
L
7
.
0
V
H
O
e
g
a
tl
o
V
t
u
p
t
u
O
l
e
v
e
L
H
G
I
H
I
H
O
0
0
1
-
=
A
V
D
D
2
.
0
-
I
H
O
A
m
2
1
-
=
3
.
2
8
.
1
I
H
O
A
m
8
1
-
=
7
.
1
V
L
O
e
g
a
tl
o
V
t
u
p
t
u
O
l
e
v
e
L
W
O
L
7
.
2
-
3
.
2
2
.
0
I
L
O
A
m
2
1
=
3
.
2
4
.
0
I
L
O
A
m
8
1
=
5
.
0
I
L
O
A
m
4
2
=
5
5
.
0
I
I
t
n
e
rr
u
C
e
g
a
k
a
e
L
t
u
p
n
I
V
I
V
=
D
D
D
N
G
r
o
7
.
2
0
.
5
A
I
Z
O
e
g
a
k
a
e
L
t
u
p
t
u
O
E
T
A
T
S
-
3
V
O
6
.
3
=
V
3
.
2
0
1
I
F
F
O
t
n
e
rr
u
C
e
g
a
k
a
e
L
F
F
O
-r
e
w
o
P
V
I
V
r
o
O
6
.
3
V
0
0
1
I
L
D
O
w
o
L
t
n
e
rr
u
C
t
u
p
t
u
O
V
N
I
=
V
H
I
r
o V
,
L
I
V
O
=
V
5
.
1
)
2
(
7
.
2
0
1
1
4
6
2
A
m
I
H
D
O
h
g
i
H
t
n
e
rr
u
C
t
u
p
t
u
O
V
N
I
=
V
H
I
r
o V
,
L
I
V
O
=
V
5
.
1
)
2
(
0
3
-
0
6
-
I
D
L
O
H
)
1
(
t
n
e
rr
u
C
d
l
o
H
s
u
B
st
u
p
t
u
O
B
r
o
A
V
I
V
7
.
0
=
5
.
2
0
9
A
V
I
V
7
.
1
=
0
9
-
I
D
D
t
n
e
rr
u
C
y
l
p
p
u
S
t
n
e
c
s
ei
u
Q
V
I
V
=
D
D
D
N
G
r
o
7
.
2
-
3
.
2
0
4
V
D
D
V
(
I
V
,
O
)
V
6
.
3
0
4
D
D
n
i
e
s
a
e
r
c
n
I
I
D
D
t
u
p
n
i
r
e
p
V
H
I
V
=
D
D
,
V
6
.
0
-
V
t
a
st
u
p
n
I
D
D
d
n
G
r
o
0
0
4
Notes:
1. Not Guaranteed
2. Duration of test must not exceed 1 second with only 1 output tested at a time.
Electrical Characteristics over Recommended Operating Free-Air Temperature Range
(unless otherwise noted) (continued from previous page)
PDF 
ZIP