1
PS8098A 02/25/97
Product Description
Pericom Semiconductors PI74LPT series of logic circuits are
produced in the Companys advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74LPT162Q952 has 16-bit registered transceivers organized
with two sets of eight D-type latches with separate input and output
controls for each set. For data flow from A to B, for example, the
A-to-B Enable (xCEAB) input must be LOW to enter data from xAx.
The data present on the A port will be clocked on the B register when
xCLKAB toggles from LOW-to-HIGH. The xOEAB control performs
the output enable function on the B port. Control of data from B to
A is similar, but uses the xCEAB, xCLKAB, and xOEAB inputs. By
connecting the control pins of the two independent transceivers
together, a full 16-bit operation can be achieved. The output buffers
are designed with a Power-Off disable allowing live insertion of
boards when used as backplane drivers.
The PI74LPT162Q952 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed
3.3/5.0V system.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74LPT162Q952
Fast CMOS 3.3V
16-Bit Registered Transceivers
Logic Block Diagram
D
1
CLKAB
C
1
OEAB
1
CEAB
1
CLKBA
1
CEBA
1
B
0
TO 7 OTHER CHANNELS
D
C
1
A
0
1
OEBA
D
2
CLKAB
C
2
OEAB
2
CEAB
2
CLKBA
2
CEBA
2
B
0
TO 7 OTHER CHANNELS
D
C
2
A
0
2
OEBA
Product Features
Compatible with LCX and LVT families of products
Supports 5V Tolerant Mixed Signal Mode Operation
Input can be 3V or 5V
Output can be 3V or connected to 5V bus
Advanced Low Power CMOS Operation
Excellent output drive capability:
Balanced drives (12mA sink and source)
25-Ohm Series resistor on outputs to reduce
overshoot and undershoot
Pin compatible with industry standard
double-density pinouts
Low ground bounce outputs
Hysteresis on all inputs
Industrial operating temperature range: 40C to +85C
Multiple center pins and distributed Vcc/GND pins
minimize switching noise
Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 300 mil wide plastic SSOP (V)
PI74LPT162Q952
3.3V 16-Bit Registered Transceivers
2
PS8098A 02/25/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Pin Description
Truth Table
(1,2)
Product Pin Configuration
Notes:
1. H = High Voltage Level
L = Low Voltage Level
X = Dont Care or Irrelevant
= LOW-to-HIGH Transition
Z = High Impedance
2. A-to-B data flow shown. B-to-A flow control
is the same, except using xCEBA, xCLKBA,
and xOEBA.
3. Level of B before the indicated steady-state
input conditions were established.
Pin Name
Description
xOEAB
A-to-B Output Enable Input (Active LOW)
X
OEBA
B-to-A Output Enable Input (Active LOW)
X
CEAB
A-to-B Clock Enable Input (Active LOW)
xCEBA
B-to-A Clock Enable Input (Active LOW)
X
CLKAB
A-to-B Clock Input
X
CLKBA
B-to-A Clock Input
X
A
X
A-to-B Data Inputs or B-to-A 3-State Outputs
X
B
X
B-to-A Data Inputs or B-to-A 3-State Outputs
GND
Ground
V
CC
Power
Inputs
Outputs
xCEA B
xCLKA B
xOEA B
xAx
xBx
H
X
L
X
B
(3)
X
L
L
X
B
(3)
L
L
L
L
L
L
H
H
X
X
H
X
High-Z
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
25
26
27
28
32
31
30
29
1OEAB
1CLKAB
1CEAB
GND
1A0
1A1
VCC
1A2
1A3
1A4
1A5
1A6
1A7
2A0
2A1
2A2
GND
2A3
2A4
2A5
2A6
2A7
VCC
GND
GND
2CEAB
2CLKAB
2OEAB
1OEBA
1CLKBA
1CEBA
GND
1B0
1B1
VCC
1B2
1B3
1B4
1B5
1B6
1B7
2B0
2B1
2B2
GND
2B3
2B4
2B5
2B6
2B7
VCC
GND
GND
2CEBA
2CLKBA
2OEBA
56-Pin
A,V
3
PS8098A 02/25/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74LPT162Q952
3.3V 16-Bit Registered Transceivers
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of
the device at these or any other conditions above
those indicated in the operational sections of this
specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect reliability.
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 2.7V to 3.6V)
Parameters
Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
V
IH
Input HIGH Voltage (Input pins)
Guaranteed Logic HIGH Level
2.2
5.5
V
Input HIGH Voltage (I/O pins)
2.0
5.5
V
V
IL
Input LOW Voltage
Guaranteed Logic LOW Level
0.5
0.8
V
(Input and I/O pins)
I
IH
Input HIGH Current (Input pins)
V
CC
= Max.
V
IN
= 5.5V
1
A
Input HIGH Current (I/O pins)
V
CC
= Max.
V
IN
= V
CC
1
A
I
IL
Input LOW Current (Input pins)
V
CC
= Max.
V
IN
= GND
1
A
Input LOW Current (I/O pins)
V
CC
= Max.
V
IN
= GND
1
A
I
OZH
High Impedance Output Current
V
CC
= Max.
V
OUT
= 5.5V
1
A
I
OZL
(3-State Output pins)
V
CC
= Max.
V
OUT
= GND
1
A
V
IK
Clamp Diode Voltage
V
CC
= Min., I
IN
= 18mA
70
1.2
V
I
ODH
Output HIGH Current
V
CC
= 3.3V, V
IN
= V
IH
or V
IL
, V
O
= 1.5V
(3)
36
110
mA
I
ODL
Output LOW Current
V
CC
= 3.3V, V
IN
= V
IH
or V
IL
, V
O
= 1.5V
(3)
25
100
mA
V
OH
Output HIGH Voltage
V
CC
= Min.
I
OH
= 12.0mA
2.4
3.0
V
V
IN
= V
IH
or V
IL
V
OL
Output LOW Voltage
V
CC
= Min.
I
OL
=12.0mA
0.40
0.55
V
V
IN
= V
IH
or V
IL
I
OS
Short Circuit Current
(4)
V
CC
= Max.
(3)
, V
OUT
GND 60
85
240
mA
I
OFF
Power Down Disable
V
CC
= 0V, V
IN
or V
OUT
4.5V
100
A
V
H
Input Hysteresis
150
mV
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, +25C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. V
OH
= V
CC
0.6V at rated current.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested)
Storage Temperature ...............................................................65C to +150C
Ambient Temperature with Power Applied .............................. 40C to +85C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ......... 0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ......0.5V to +7.0V
DC Input Voltage .......................................................................0.5V to +7.0V
DC Output Current ................................................................................120 mA
Power Dissipation .................................................................................... 1.0W
PI74LPT162Q952
3.3V 16-Bit Registered Transceivers
4
PS8098A 02/25/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Power Supply Characteristics
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
I
CC
Quiescent Power Supply Current
V
CC
= Max.
V
IN
= GND or V
CC
0.1
10
A
I
CC
Quiescent Power Supply Current
V
CC
= Max.
V
IN
= V
CC
0.6V
(3)
2.0
30
A
TTL Inputs HIGH
I
CCD
Dynamic Power Supply
(4)
V
CC
= Max.,
V
IN
= V
CC
50
75
A/
Outputs Open
V
IN
= GND
MHz
X
OE = GND
One Bit Toggling
50% Duty Cycle
I
C
Total Power Supply
V
CC
= Max.,
V
IN
= V
CC
0.6V
0.6
2.3
mA
Current
(6)
Outputs Open
V
IN
= GND
f
I
= 10 MH
Z
50% Duty Cycle
X
OE = GND
One Bit Toggling
V
CC
= Max.,
V
IN
= V
CC
0.6V
2.1
4.7
(5)
Outputs Open
V
IN
= GND
f
I
= 2.5 MH
Z
50% Duty Cycle
X
OE = GND
16 Bits Toggling
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 3.3V, +25C ambient.
3. Per TTL driven input; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. I
C
=I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
I
CC
D
H
N
T
+ I
CCD
(f
CP
/2 + f
I
N
I
)
I
CC
= Quiescent Current (I
CCL
, I
CCH
and I
CCZ
)
I
CC
= Power Supply Current for a TTL High Input
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
N
CP
= Number of Clock Inputs at f
CP
f
I
= Input Frequency
N
I
= Number of Inputs at f
I
All currents are in milliamps and all frequencies are in megahertz.
5
PS8098A 02/25/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74LPT162Q952
3.3V 16-Bit Registered Transceivers
Capacitance
(T
A
= 25C, F = 1 MHz)
Note:
1. This parameter is determined by device characterization but it not production tested.
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
Switching Characteristics over Operating Range
(1)
LPT162Q952A
LPT162Q952B
LPT162Q952C
Com.
Com.
Com.
Parameters
Description
Conditions
(2)
Min.
(3)
Max.
Min.
(3)
Max.
Min.
(3)
Max.
Units
t
PLH
Propagation Delay
C
L
= 50pF
2.0
10.0
2.0
7.5
2.0
6.3
ns
t
PHL
X
CLKAB,
X
CLKBA to
X
B
X
,
X
A
X
R
L
= 500
t
PZH
Output Enable Time
1.5
10.5
1.5
8.0
1.5
7.0
ns
t
PZL
X
OEBA,
X
OEAB to
X
A
X
,
X
B
X
t
PHZ
Output Disable Time
(4)
1.5
10.0
1.5
7.5
1.5
6.5
ns
t
PLZ
X
OEBA,
X
OEAB to
X
A
X
,
X
B
X
t
SU
Set-up Time HIGH or LOW
2.5
2.5
2.5
ns
xAx, xBx to xCLKAB, xCLKBA
t
H
Hold Time HIGH or LOW
2.0
2.0
2.0
ns
xAx, xBx to xCLKAB, xCLKBA
t
SU
Setup Time HIGH or LOW
3.0
3.0
3.0
ns
xCEAB, xCEBA to
xCLKAB, xCLKBA
t
H
Hold Time HIGH or LOW
2.0
2.0
2.0
ns
xCEAB, xCEBA to
xCLKAB, xCLKBA
t
W
Pulse Width HIGH
(4)
or
3.0
3.0
3.0
ns
LOW, xCLKAB or xCLKBA
t
SK
(o)
Output Skew
(5)
0.5
0.5
0.5
ns
Notes:
1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V 0.3V, normal
range. For Vcc = 2.7V, extended range, all Propagation Delays and Enable/Disable
times should be degraded by 20%.
2. See test circuit and waveforms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.
4. This parameter is guaranteed but not production tested.
5. Skew between any two outputs, of the same package, switching in the same
direction. This parameter is guaranteed by design.
s
r
e
t
e
m
a
r
a
P
)
1
(
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
.
p
y
T
.
x
a
M
s
ti
n
U
C
IN
e
c
n
a
ti
c
a
p
a
C
t
u
p
n
I
V
IN
V
0
=
5
.
4
6
F
p
C
OUT
e
c
n
a
ti
c
a
p
a
C
t
u
p
t
u
O
V
O
t
u
V
0
=
5
.
5
8
PDF 
ZIP