ChipFind - документация

Электронный компонент: PI74LPT16543A

Скачать:  PDF   ZIP
PI74LPT16543
16-BIT LATCHED TRANSCEIVERS
1
PS2072A 01/16/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
PI74LPT16543
Fast CMOS 16-Bit Latched Transceivers
Product Description
Pericom Semiconductor's PI74LPT series of logic circuits are pro-
duced in the Company's advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74LPT16543 is 16-bit latched transceivers organized with
two sets of eight D-type latches with separate input and output
controls for each set. For data flow from A to B, for example, the A-
to-B Enable (xCEAB) input must be LOW in order to enter data
from xAx or to take data from xBx, as indicated in the Truth Table.
With xCEAB LOW, a LOW signal makes the A-to-B latches
transparent; a subsequent LOW-to-HIGH transition of the xLEAB
signal puts the A latches in the storage mode and their outputs no
longer change the A inputs. With xCEAB and xOEAB both LOW,
the 3-state B output buffers are active and reflect the data present at
the output of the A latches. Control of data from B to A is similar,
but uses the xCEAB, xLEAB, and xOEAB inputs.
The PI74LPT16543 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed 3.3/5.0V
system.
Product Features
Compatible with LCXTM and LVTTM families of products
Supports 5V Tolerant Mixed Signal Mode Operation
Input can be 3V or 5V
Output can be 3V or connected to 5V bus
Advanced Low Power CMOS Operation
Excellent output drive capability:
Balanced drives (24 mA sink and source)
Pin compatible with industry standard double-density
pinouts
Low ground bounce outputs
Hysteresis on all inputs
Industrial operating temperature range: 40C to +85C
Multiple center pins and distributed Vcc/GND pins
minimize switching noise
Packages available:
56-pin 240 mil wide plastic TSSOP (A)
56-pin 300 mil wide plastic SSOP (V)
1
B
0
D
C
1
A
0
TO 7 OTHER CHANNELS
D
C
1
LEAB
1
CEAB
1
OEAB
1
LEBA
1
CEBA
1
OEBA
2
B
0
D
C
2
A
0
TO 7 OTHER CHANNELS
D
C
2
LEAB
2
CEAB
2
OEAB
2
LEBA
2
CEBA
2
OEBA
Logic Block Diagram
PI74LPT16543
16-BIT LATCHED TRANSCEIVERS
2
PS2072A 01/16/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Pin Description
Pin Name
Description
xOEAB
A-to-B Output Enable Input (Active LOW)
xOEBA
B-to-A Output Enable Input (Active LOW)
xCEAB
A-to-B Enable Input (Active LOW)
xCEBA
B-to-A Enable Input (Active LOW)
xLEAB
A-to-B Latch Enable Input (Active LOW)
xLEBA
B-to-A Latch Enable Input (Active LOW)
xAx
A-to-B Data Inputs or B-to-A 3-State Outputs
xBx
B-to-A Data Inputs or B-to-A 3-State Outputs
GND
Ground
V
CC
Power
Latch
Output
Inputs
Status
Buffers
X
CEAB
X
LEAB
X
OEAB
X
A
X
TO
X
B
X
X
B
X
H
X
X
Storing
High Z
X
H
X
Storing
X
X
X
H
X
High Z
L
L
L
Transparent
Current A Inputs
L
H
L
Storing
Previous* A Inputs
Product Pin Configuration
1
OEAB
1
LEAB
1
CEAB
GND
1
A
0
1
A
1
V
CC
1
A
2
1
A
3
1
A
4
GND
1
A
5
1
A
6
1
A
7
2
A
0
2
A
1
2
A
2
GND
2
A
3
2
A
4
2
A
5
V
CC
2
A
6
2
A
7
GND
2
CEAB
2
LEAB
2
OEAB
1
OEBA
1
LEBA
1
CEBA
GND
1
B
0
1
B
1
V
CC
1
B
2
1
B
3
1
B
4
GND
1
B
5
1
B
6
1
B
7
2
B
0
2
B
1
2
B
2
GND
2
B
3
2
B
4
2
B
5
V
CC
2
B
6
2
B
7
GND
2
CEBA
2
LEBA
2
OEBA
Truth Table
(1)
NOTES:
1.
*Before xLEAB LOW-to-HIGH Transistion
H = High Voltage Level
L = Low Voltage Level
X = Don't Care or Irrelevant
Z = High Impedance
2.
A-to-B data flow shown. B-to-A flow control
is the same, except using xCEBA, xLEBA,
and xOEBA.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
25
26
27
28
32
31
30
29
56-PIN
V56
A56
PI74LPT16543
16-BIT LATCHED TRANSCEIVERS
3
PS2072A 01/16/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 2.7V to 3.6V)
Parameters
Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
V
IH
Input HIGH Voltage (Input pins)
Guaranteed Logic HIGH Level
2.2
--
5.5
V
Input HIGH Voltage (I/O pins)
2.0
--
5.5
V
V
IL
Input LOW Voltage
Guaranteed Logic LOW Level
0.5
--
0.8
V
(Input and I/O pins)
I
IH
Input HIGH Current (Input pins)
V
CC
= Max.
V
IN
= 5.5V
--
--
1
A
Input HIGH Current (I/O pins)
V
CC
= Max.
V
IN
= V
CC
--
--
1
A
I
IL
Input LOW Current (Input pins)
V
CC
= Max.
V
IN
= GND
--
--
1
A
Input LOW Current (I/O pins)
V
CC
= Max.
V
IN
= GND
--
--
1
A
I
OZH
High Impedance Output Current
V
CC
= Max.
V
OUT
= 5.5V
--
--
1
A
I
OZL
(3-State Output pins)
V
CC
= Max.
V
OUT
= GND
--
--
1
A
V
IK
Clamp Diode Voltage
V
CC
= Min., I
IN
= 18 mA
--
0.7
1.2
V
I
ODH
Output HIGH Current
V
CC
= 3.3V, V
IN
= V
IH
or V
IL
, V
O
= 1.5V
(3)
36
60
110
mA
I
ODL
Output LOW Current
V
CC
= 3.3V, V
IN
= V
IH
or V
IL
, V
O
= 1.5V
(3)
50
90
200
mA
V
OH
Output HIGH Voltage
V
CC
= Min.
I
OH
= 0.1 mA Vcc-0.2
--
--
V
V
IN
= V
IH
or V
IL
I
OH
= 3 mA
2.4
3.0
--
V
V
CC
= 3.0V,
I
OH
= 8 mA
2.4
(5)
3.0
--
V
V
IN
= V
IH
or V
IL
I
OH
= 24 mA
2.0
--
--
V
OL
Output LOW Voltage
V
CC
= Min.
I
OL
= 0.1 mA
--
--
0.2
V
V
IN
= V
IH
or V
IL
I
OL
= 16 mA
--
0.2
0.4
V
I
OL
= 24 mA
--
0.3
0.5
V
I
OS
Short Circuit Current
(4)
V
CC
= Max.
(3)
, V
OUT
= GND
60
85
240
mA
I
OFF
Power Down Disable
V
CC
= 0V, V
IN
or V
OUT


4.5V
--
--
100
A
V
H
Input Hysteresis
--
150
--
mV
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the de-
vice. This is a stress rating only and functional opera-
tion of the device at these or any other conditions above
those indicated in the operational sections of this
specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect reliability.
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, +25C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. V
OH
= V
CC
0.6V at rated current.
Storage Temperature ............................................................. 55C to +125C
Ambient Temperature with Power Applied ............................ 40C to +85C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ...... 0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) .. 0.5V to +7.0V
DC Input Voltage .................................................................... 0.5V to +7.0V
DC Output Current .............................................................................. 120 mA
Power Dissipation .................................................................................... 1.0W
PI74LPT16543
16-BIT LATCHED TRANSCEIVERS
4
PS2072A 01/16/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Power Supply Characteristics
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
I
CC
Quiescent Power Supply Current
V
CC
= Max.
V
IN
= GND or V
CC
0.1
10
A
I
CC
Quiescent Power Supply Current
V
CC
= Max.
V
IN
= V
CC
0.6V
(3)
2.0
30
A
TTL Inputs HIGH
I
CCD
Dynamic Power Supply
(4)
V
CC
= Max.,
V
IN
= V
CC
50
75
A/
Outputs Open
V
IN
= GND
MHz
X
OE = GND
One Bit Toggling
50% Duty Cycle
I
C
Total Power Supply
V
CC
= Max.,
V
IN
= V
CC
0.6V
0.6
2.3
mA
Current
(6)
Outputs Open
V
IN
= GND
f
I
= 10 MH
Z
50% Duty Cycle
X
OE = GND
One Bit Toggling
V
CC
= Max.,
V
IN
= V
CC
0.6V
2.1
4.7
(5)
Outputs Open
V
IN
= GND
f
I
= 2.5 MH
Z
50% Duty Cycle
X
OE = GND
16 Bits Toggling
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 3.3V, +25C ambient.
3. Per TTL driven input; all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. I
C
=I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
I
CC
D
H
N
T
+ I
CCD
(f
CP
/2 + f
I
N
I
)
I
CC
= Quiescent Current (I
CCL
, I
CCH
and I
CCZ
)
I
CC
= Power Supply Current for a TTL High Input
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
N
CP
= Number of Clock Inputs at f
CP
f
I
= Input Frequency
N
I
= Number of Inputs at f
I
All currents are in milliamps and all frequencies are in megahertz.
PI74LPT16543
16-BIT LATCHED TRANSCEIVERS
5
PS2072A 01/16/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Switching Characteristics over Operating Range
(1)
LPT16543
LPT16543A
LPT16543C
Com.
Com.
Com.
Parameters
Description
Conditions
(2)
Min
(3)
Max
Min
(3)
Max
Min
(3)
Max
Unit
t
PLH
Propagation Delay
C
L
= 50 pF
2.5
8.5
2.5
6.5
2.5
5.3
ns
t
PHL
Transparent Mode
R
L
= 500
xAx to xBx or xBx to xAx
t
PLH
Propagation Delay
2.5
12.5
2.5
8.0
2.5
7.0
ns
t
PHL
xLEBA to xAx, xLEAB to xBx
t
PZH
Output Enable Time
2.0
12.0
2.0
9.0
2.0
8.0
ns
t
PZL
xOEBA or xOEAB to xAx or xBx
t
PHZ
Output Disable Time
(4)
2.0
9.0
2.0
7.5
2.0
6.5
ns
t
PLZ
xOEBA or xOEAB to xAx or xBx
t
SU
Setup Time HIGH or LOW
3.0
--
2.0
--
2.0
--
ns
xAx or xBx to xLEAB or xLEBA
t
H
Hold Time HIGH or LOW
2.0
--
2.0
--
2.0
--
ns
xAx or xBx to xLEAB or xLEBA
t
W
xLEAB or xLEBA Pulse Width
5.0
--
5.0
--
5.0
--
ns
LOW
t
SK
(o)
Output Skew
(5)
--
0.5
--
0.5
--
0.5
ns
Notes:
1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V 0.3V, normal range. For Vcc = 2.7V, extended
range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
2. See test circuit and wave forms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.
4. This parameter is guaranteed but not production tested.
5. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed
by design.
Note:
1. This parameter is determined by device characterization but is not production tested.
Capacitance
(T
A
= 25C, f = 1 MHz)
Parameters
(1)
Description
Test Conditions
Typ
Max.
Units
C
IN
Input Capacitance
V
IN
= 0V
4.5
6
pF
C
OUT
Output Capacitance
V
OUT
= 0V
5.5
8
pF
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com