ChipFind - документация

Электронный компонент: HEF4532BT

Скачать:  PDF   ZIP
DATA SHEET
Product specification
File under Integrated Circuits, IC04
January 1995
INTEGRATED CIRCUITS
HEF4532B
MSI
8-input priority encoder
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
January 1995
2
Philips Semiconductors
Product specification
8-input priority encoder
HEF4532B
MSI
DESCRIPTION
The HEF4532B is an 8-input priority encoder with eight
active HIGH priority inputs (I
0
to I
7
), three active HIGH
outputs (O
0
to O
2
), an active HIGH enable input (E
in
), an
active HIGH enable output (E
out
) and an active HIGH
group select output (GS).
Data is accepted on inputs I
0
to I
7
. The binary code
corresponding to the highest priority input (I
0
to I
7
) which is
HIGH, is generated on O
0
to O
2
if E
in
is HIGH. Input I
7
is
assigned the highest priority.
GS is HIGH when one or more priority inputs and E
in
are
HIGH. E
out
is HIGH when I
0
to I
7
are LOW and E
in
is HIGH.
E
in
, when LOW, forces all outputs (O
0
to O
2
, GS, E
out
)
LOW.
Fig.1 Functional diagram.
Fig.2 Pinning diagram.
PINNING
FAMILY DATA, I
DD
LIMITS category MSI
See Family Specifications
HEF4532BP(N):
16-lead DIL; plastic
(SOT38-1)
HEF4532BD(F):
16-lead DIL; ceramic (cerdip)
(SOT74)
HEF4532BT(D):
16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
I
0
to I
7
priority inputs
E
in
enable input
E
out
enable output
GS
group select output
O
0
to O
2
outputs
January 1995
3
Philips Semiconductors
Product specification
8-input priority encoder
HEF4532B
MSI
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Fig.3 Logic diagram.
January 1995
4
Philips Semiconductors
Product specification
8-input priority encoder
HEF4532B
MSI
TRUTH TABLE
Notes
1. H = HIGH state (the more positive voltage)
2. L = LOW state (the less positive voltage)
3. X = state is immaterial
LOGIC EQUATIONS
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
= 25
C; input transition times
20 ns
INPUTS
OUTPUTS
E
in
I
7
I
6
I
5
I
4
I
3
I
2
I
1
I
0
GS
O
2
O
1
O
0
E
out
L
X
X
X
X
X
X
X
X
L
L
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
X
X
X
X
X
X
X
H
H
H
H
L
H
L
H
X
X
X
X
X
X
H
H
H
L
L
H
L
L
H
X
X
X
X
X
H
H
L
H
L
H
L
L
L
H
X
X
X
X
H
H
L
L
L
H
L
L
L
L
H
X
X
X
H
L
H
H
L
H
L
L
L
L
L
H
X
X
H
L
H
L
L
H
L
L
L
L
L
L
H
X
H
L
L
H
L
H
L
L
L
L
L
L
L
H
H
L
L
L
L
O
2
= E
in
(I
4
+
I
5
+
I
6
+
I
7
)
O
1
= E
in
(I
2
I
4
I
5
+
I
3
I
4
I
5
+
I
6
+
I
7
)
O
0
= E
in
(I
1
I
2
I
4
I
6
+
I
3
I
4
I
6
+
I
5
I
6
+
I
7
)
E
out
= E
in
I
0
I
1
I
2
I
3
I
4
I
5
I
6
I
7
GS
= E
in
(I
0
+
I
1
+
I
2
+
I
3
+
I
4
+
I
5
+
I
6
+
I
7
)
V
DD
V
TYPICAL FORMULA FOR P (
W)
Dynamic power
5
1 620 f
i
+
(f
o
C
L
)
V
DD
2
where
dissipation per
10
6 600 f
i
+
(f
o
C
L
)
V
DD
2
f
i
= input freq. (MHz)
package (P)
15
15 970 f
i
+
(f
o
C
L
)
V
DD
2
f
o
= output freq. (MHz)
C
L
= load capacitance (pF)
(f
o
C
L
) = sum of outputs
V
DD
= supply voltage (V)
January 1995
5
Philips Semiconductors
Product specification
8-input priority encoder
HEF4532B
MSI
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
= 25
C; C
L
= 50 pF; input transition times
20 ns; see also waveforms Fig.4
V
DD
V
SYMBOL MIN.
TYP.
MAX.
TYPICAL EXTRAPOLATION
FORMULA
Propagation delays
E
in
E
out
5
95
190
ns
68 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
45
90
ns
34 ns
+
(0,23 ns/pF) C
L
15
35
70
ns
27 ns
+
(0,16 ns/pF) C
L
5
80
160
ns
53 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
35
70
ns
24 ns
+
(0,23 ns/pF) C
L
15
30
60
ns
22 ns
+
(0,16 ns/pF) C
L
E
in
GS
5
85
170
ns
58 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
45
90
ns
34 ns
+
(0,23 ns/pF) C
L
15
35
70
ns
27 ns
+
(0,16 ns/pF) C
L
5
80
160
ns
53 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
40
80
ns
29 ns
+
(0,23 ns/pF) C
L
15
30
60
ns
22 ns
+
(0,16 ns/pF) C
L
E
in
O
n
5
80
160
ns
53 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
40
80
ns
29 ns
+
(0,23 ns/pF) C
L
15
30
60
ns
22 ns
+
(0,16 ns/pF) C
L
5
85
170
ns
58 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
40
80
ns
29 ns
+
(0,23 ns/pF) C
L
15
30
60
ns
22 ns
+
(0,16 ns/pF) C
L
I
n
O
n
5
115
230
ns
88 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
50
100
ns
39 ns
+
(0,23 ns/pF) C
L
15
35
70
ns
27 ns
+
(0,16 ns/pF) C
L
5
115
230
ns
88 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
50
100
ns
39 ns
+
(0,23 ns/pF) C
L
15
35
70
ns
27 ns
+
(0,16 ns/pF) C
L
I
n
GS
5
115
230
ns
88 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
50
100
ns
39 ns
+
(0,23 ns/pF) C
L
15
40
80
ns
32 ns
+
(0,16 ns/pF) C
L
5
115
230
ns
88 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
50
100
ns
39 ns
+
(0,23 ns/pF) C
L
15
40
80
ns
32 ns
+
(0,16 ns/pF) C
L
Output transition
5
60
120
ns
10 ns
+
(1,0 ns/pF) C
L
times
10
t
THL
30
60
ns
9 ns
+
(0,42 ns/pF) C
L
HIGH to LOW
15
20
40
ns
6 ns
+
(0,28 ns/pF) C
L
5
60
120
ns
10 ns
+
(1,0 ns/pF) C
L
LOW to HIGH
10
t
TLH
30
60
ns
9 ns
+
(0,42 ns/pF) C
L
15
20
40
ns
6 ns
+
(0,28 ns/pF) C
L