Philips Semiconductors
Product data
74F373/74F374
Latch/flip-flop
74F373 Octal transparent latch (3-State)
74F374 Octal D-type flip-flop (3-State)
2
2002 Nov 20
FEATURES
8-bit transparent latch -- 74F373
8-bit positive edge triggered register -- 74F374
3-State outputs glitch free during power-up and power-down
Common 3-State output register
Independent register and 3-State buffer operation
SSOP Type II Package
DESCRIPTION
The 74F373 is an octal transparent latch coupled to eight 3-State
output devices. The two sections of the device are controlled
independently by enable (E) and output enable (OE) control gates.
The data on the D inputs is transferred to the latch outputs when the
enable (E) input is HIGH. The latch remains transparent to the data
input while E is HIGH, and stores the data that is present one set-up
time before the HIGH-to-LOW enable transition.
The 3-State output buffers are designed to drive heavily loaded
3-State buses, MOS memories, or MOS microprocessors.
The active-LOW output enable (OE) controls all eight 3-State buffers
independent of the latch operation. When OE is LOW, latched or
transparent data appears at the output.
When OE is HIGH, the outputs are in high impedance "off" state,
which means they will neither drive nor load the bus.
The 74F374 is an 8-bit edge triggered register coupled to eight
3-State output buffers. The two sections of the device are controlled
independently by clock (CP) and output enable (OE) control gates.
The register is fully edge triggered. The state of the D input, one
set-up time before the LOW-to-HIGH clock transition is transferred
to the corresponding flip-flop's Q output.
The 3-State output buffers are designed to drive heavily loaded
3-State buses, MOS memories, or MOS microprocessors.
The active-LOW output enable (OE) controls all eight 3-State buffers
independent of the register operation. When OE is LOW, the data in
the register appears at the outputs. When OE is HIGH, the outputs
are in high impedance "off" state, which means they will neither drive
nor load the bus.
TYPE
TYPICAL
PROPAGATION
DELAY
TYPICAL SUPPLY
CURRENT
(TOTAL)
74F373
4.5 ns
35 mA
TYPE
TYPICAL f
max
TYPICAL SUPPLY
CURRENT
(TOTAL)
74F374
165 MHz
55 mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
COMMERCIAL RANGE
PKG DWG #
V
CC
= 5 V
10%, T
amb
= 0
C to +70
C
20-pin plastic DIP
N74F373N, N74F374N
SOT146-1
20-pin plastic SOL
N74F373D, N74F374D
SOT163-1
20-pin plastic SSOP type II
N74F373DB, N74F374DB
SOT339-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.)
HIGH / LOW
LOAD VALUE
HIGH/LOW
D0 - D7
Data inputs
1.0 / 1.0
20
A
/
0.6 mA
E (74F373)
Enable input (active-HIGH)
1.0 / 1.0
20
A
/
0.6 mA
OE
Output enable inputs (active-LOW)
1.0 / 1.0
20
A
/
0.6 mA
CP (74F374)
Clock pulse input (active rising edge)
1.0 / 1.0
20
A
/
0.6 mA
Q0 - Q7
3-State outputs
150 / 40
3.0 mA / 24 mA
NOTE: One (1.0) FAST unit load is defined as: 20
A in the HIGH state and 0.6 mA in the LOW state.
Philips Semiconductors
Product data
74F373/74F374
Latch/flip-flop
2002 Nov 20
5
FUNCTION TABLE FOR 74F374
INPUTS
INTERNAL
OUTPUTS
OPERATING MODE
OE
CP
Dn
REGISTER
Q0 Q7
OPERATING MODE
L
l
L
L
Load and read register
L
h
H
H
Load and read register
L
X
NC
NC
Hold
H
X
NC
Z
Disable outputs
H
Dn
Dn
Z
Disable outputs
NOTES:
H =
High-voltage level
h
=
HIGH state must be present one set-up time before the LOW-to-HIGH clock transition
L
=
Low-voltage level
l
=
LOW state must be present one set-up time before the LOW-to-HIGH clock transition
NC=
No change
X =
Don't care
Z =
High impedance "off" state
=
LOW-to-HIGH clock transition
=
Not LOW-to-HIGH clock transition
ABSOLUTE MAXIMUM RATINGS
Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free air temperature range.
SYMBOL
PARAMETER
RATING
UNIT
V
CC
Supply voltage
0.5 to +7.0
V
V
IN
Input voltage
0.5 to +7.0
V
I
IN
Input current
30 to +5
mA
V
OUT
Voltage applied to output in HIGH output state
0.5 to V
CC
V
I
OUT
Current applied to output in LOW output state
48
mA
T
amb
Operating free air temperature range
0 to +70
C
T
stg
Storage temperature range
65 to +150
C
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
SYMBOL
PARAMETER
MIN
NOM
MAX
UNIT
V
CC
Supply voltage
4.5
5.0
5.5
V
V
IH
HIGH-level input voltage
2.0
V
V
IL
LOW-level input voltage
0.8
V
I
Ik
Input clamp current
18
mA
I
OH
HIGH-level output current
3
mA
I
OL
LOW-level output current
24
mA
T
amb
Operating free air temperature range
0
+70
C
PDF 
ZIP
