1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

FEATURES

Concept features

Full horizontal plus vertical autosync capability

Extended horizontal frequency range from
15 to 130 kHz

Comprehensive set of I

C-bus driven geometry

adjustments and functions, including standby mode

Very good vertical linearity

Moire cancellation

Start-up and switch-off sequence for safe operation of
all power components

X-ray protection

Power dip recognition

Flexible switched mode B+ supply function block for
feedback and feed forward converter

Internally stabilized voltage reference

Drive signal for focus amplifiers with combined
horizontal and vertical parabola waveforms

DC controllable inputs for Extremely High Tension
(EHT) compensation

SDIP32 package.

Synchronization

Can handle all sync signals (horizontal, vertical,
composite and sync-on-video)

Output for video clamping (leading/trailing edge
selectable by I

C-bus), vertical blanking and protection

blanking

Output for fast unlock status of horizontal
synchronization and blanking on grid 1 of picture tube.

Horizontal section

C-bus controllable wide range linear picture position,

pin unbalance and parallelogram correction via
horizontal phase

Frequency-locked loop for smooth catching of horizontal
frequency

Simple frequency preset of f

min

and f

max

by external

resistors

Low jitter

Soft start for horizontal and B+ control drive signals.

Vertical section

C-bus controllable vertical picture size, picture

position, linearity (S-correction) and linearity balance

Output for I

C-bus controllable vertical sawtooth and

parabola (for pin unbalance and parallelogram)

Vertical picture size independent of frequency

Differential current outputs for DC coupling to vertical
booster

50 to 160 Hz vertical autosync range.

East-West (EW) section

C-bus controllable output for horizontal pincushion,

horizontal size, corner and trapezium correction

Optional tracking of EW drive waveform with line
frequency selectable by I

C-bus.

Focus section

C-bus controllable output for horizontal and vertical

parabolas

Vertical parabola is independent of frequency and tracks
with vertical adjustments

Horizontal parabola independent of frequency

Adjustable pre-correction of delay in focus output stage.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

GENERAL DESCRIPTION

The TDA4841PS is a high performance and efficient
solution for autosync monitors. All functions are
controllable by the I

C-bus.

The TDA4841PS provides synchronization processing,
horizontal and vertical synchronization with full autosync
capability and very short settling times after mode
changes. External power components are given a great
deal of protection. The IC generates the drive waveforms
for DC-coupled vertical boosters such as TDA486x and
TDA835x.

The TDA4841PS provides extended functions e.g. as a
flexible B+ control, an extensive set of geometry control
facilities, and a combined output for horizontal and vertical
focus signals.

Together with the I

C-bus driven Philips TDA488x video

processor family, a very advanced system solution is
offered.

QUICK REFERENCE DATA

ORDERING INFORMATION

SYMBOL

PARAMETER

MIN.

TYP.

MAX.

UNIT

supply voltage

9.2

supply current

CC(stb)

supply current during standby mode

VSIZE

vertical size

100

VGA

VGA overscan for vertical size

16.8

VPOS

vertical position

11.5

VLIN

vertical linearity (S-correction)

VLINBAL

vertical linearity balance

1.25

HSIZE

horizontal size voltage

0.13

3.6

HPIN

horizontal pincushion voltage (EW parabola)

0.04

1.42

HEHT

horizontal size modulation voltage

0.02

0.69

HTRAP

horizontal trapezium correction

0.5

HCORT

horizontal corner correction at top of picture

0.64

+0.2

HCORB

horizontal corner correction at bottom of picture

0.64

+0.2

HPOS

horizontal position

HPARAL

horizontal parallelogram

1.5

HPINBAL

EW pin unbalance

1.5

amb

ambient temperature

+70

TYPE

NUMBER

PACKAGE

NAME

DESCRIPTION

VERSION

TDA4841PS

SDIP32

plastic shrink dual in-line package; 32 leads (400 mil)

SOT232-1

1999

Oct

Philips Semiconductors

Product specification

C-b

us autosync deflection controller f

PC monitors

TD
A4841PS

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

BLOCK DIA

GRAM

k, full pagewidth

VERTICAL

SYNC INPUT

AND POLARITY

CORRECTION

VERTICAL

SYNC

INTEGRATOR

VERTICAL

OSCILLATOR

AND AGC

EW-OUTPUT

HORIZONTAL PINCUSHION

HORIZONTAL CORNER

HORIZONTAL TRAPEZIUM

HORIZONTAL SIZE

VERTICAL LINEARITY

BALANCE

HORIZONTAL SIZE

AND

VERTICAL SIZE

EHT COMPENSATION

OUTPUT

ASYMMETRIC

EW-CORRECTION

C-BUS

RECEIVER

HUNLOCK

OUTPUT

VERTICAL POSITION

VERTICAL SIZE, VOVSCN

VIDEO CLAMPING

AND

VERTICAL BLANK

SUPPLY

AND

REFERENCE

HORIZONTAL

OSCILLATOR

PLL1 AND

HORIZONTAL

POSITION

PLL2, PARALLELOGRAM,

PIN UNBALANCE AND

SOFT START

COINCIDENCE DETECTOR

FREQUENCY DETECTOR

C-BUS REGISTERS

PROTECTION

AND SOFT START

X-RAY

PROTECTION

HORIZONTAL

OUTPUT

STAGE

CONTROL

3.3 k

100 nF

8.2

150

(1%)

X-RAY

10 nF

RHBUF

(2%)

RHREF

(1%)

(1)

CONTROL

APPLICATION

(2)

(TTL level)

9.2 to 16 V

(video)

clamping

blanking

100

(5%)

VOUT2

VOUT1

ASCOR

BDRV

BSENS

BOP

BIN

8 HDRV

12 nF

TDA4841PS

H/C SYNC INPUT

AND POLARITY

CORRECTION

MHB603

VERTICAL OUTPUT

SDA

SCL

HSYNC

SGND

PGND

CLBL

VSYNC

VCC

EWDRV

VSMOD

VAGC

VCAP

VREF

HSMOD

7 V

1.2 V

EHT compensation

via horizontal size

EHT compensation

via vertical size

HFLB

HPLL2

HCAP

HREF

HBUF

HPLL1

XRAY

XSEL

HUNLOCK

HORIZONTAL

AND VERTICAL

FOCUS

Fig.1 Block diagram and application circuit.

(1) For the calculation of f

range see Section "Calculation of line frequency range".

(2) See Figs 25 and 26.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

PINNING

SYMBOL

PIN

DESCRIPTION

HFLB

horizontal flyback input

XRAY

X-ray protection input

BOP

B+ control OTA output

BSENS

B+ control comparator input

BIN

B+ control OTA input

BDRV

B+ control driver output

PGND

power ground

HDRV

horizontal driver output

XSEL

select input for X-ray reset

supply voltage

EWDRV

EW waveform output

VOUT2

vertical output 2 (ascending sawtooth)

VOUT1

vertical output 1 (descending sawtooth)

VSYNC

vertical synchronization input

HSYNC

horizontal/composite synchronization input

CLBL

video clamping pulse/vertical blanking output

HUNLOCK

horizontal synchronization unlock/protection/vertical blanking output

SCL

C-bus clock input

SDA

C-bus data input

ASCOR

output for asymmetric EW corrections

VSMOD

input for EHT compensation (via vertical size)

VAGC

external capacitor for vertical amplitude control

VREF

external resistor for vertical oscillator

VCAP

external capacitor for vertical oscillator

SGND

signal ground

HPLL1

external filter for PLL1

HBUF

buffered f/v voltage output

HREF

reference current for horizontal oscillator

HCAP

external capacitor for horizontal oscillator

HPLL2

external filter for PLL2/soft start

HSMOD

input for EHT compensation (via horizontal size)

FOCUS

output for horizontal and vertical focus

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

FUNCTIONAL DESCRIPTION

Horizontal sync separator and polarity correction

HSYNC (pin 15) is the input for horizontal synchronization
signals, which can be DC-coupled TTL signals (horizontal
or composite sync) and AC-coupled negative-going video
sync signals. Video syncs are clamped to 1.28 V and
sliced at 1.4 V. This results in a fixed absolute slicing level
of 120 mV related to sync top.

For DC-coupled TTL signals the input clamping current is
limited. The slicing level for TTL signals is 1.4 V.

The separated sync signal (either video or TTL) is
integrated on an internal capacitor to detect and normalize
the sync polarity.

Normalized horizontal sync pulses are used as input
signals for the vertical sync integrator, the PLL1 phase
detector and the frequency-locked loop.

Vertical sync integrator

Normalized composite sync signals from HSYNC are
integrated on an internal capacitor in order to extract
vertical sync pulses. The integration time is dependent on
the horizontal oscillator reference current at HREF
(pin 28). The integrator output directly triggers the vertical
oscillator.

Vertical sync slicer and polarity correction

Vertical sync signals (TTL) applied to VSYNC (pin 14) are
sliced at 1.4 V. The output signal of the sync slicer is
integrated on an internal capacitor to detect and normalize
the sync polarity. The output signals of vertical sync
integrator and sync normalizer are disjuncted before they
are fed to the vertical oscillator.

Video clamping/vertical blanking generator

The video clamping/vertical blanking signal at CLBL
(pin 16) is a two-level sandcastle pulse which is especially
suitable for video ICs such as the TDA488x family, but also
for direct applications in video output stages.

The upper level is the video clamping pulse, which is
triggered by the horizontal sync pulse. Via I

C-bus control,

either the leading or trailing edge can be selected by
setting control bit CLAMP. The width of the video clamping
pulse is determined by an internal single-shot
multivibrator.

The lower level of the sandcastle pulse is the vertical
blanking pulse, which is derived directly from the internal
oscillator waveform. It is started by the vertical sync and
stopped with the start of the vertical scan. This results in
optimum vertical blanking. Via I

C-bus control, two

different vertical blanking times are accessible by control
bit VBLK.

Blanking will be activated continuously, if one of the
following conditions is true:

Soft start of horizontal and B+ drive (voltage at HPLL2
(pin 30) pulled down externally or by the I

C-bus)

PLL1 is unlocked while frequency-locked loop is in
search mode

No horizontal flyback pulses at HFLB (pin 1)

X-ray protection is activated

Supply voltage at V

(pin 10) is low (see Fig.22).

Via I

C-bus control, horizontal unlock blanking can be

switched off by control bit BLKDIS while vertical blanking
is maintained.

handbook, halfpage

TDA4841PS

MHB604

HFLB

XRAY

BOP

BSENS

BIN

BDRV

PGND

HDRV

XSEL

VCC

EWDRV

VOUT2

VOUT1

VSYNC

FOCUS

HSMOD

HPLL2

HCAP

HBUF

HPLL1

HREF

SGND

VCAP

VREF

VAGC

VSMOD

ASCOR

SDA

HSYNC

CLBL

SCL

HUNLOCK

Fig.2 Pin configuration.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Frequency-locked loop

The frequency-locked loop can lock the horizontal
oscillator over a wide frequency range. This is achieved by
a combined search and PLL operation. The frequency
range is preset by two external resistors and the

recommended maximum ratio is

This can, for instance, be a range from 15.625 to 90 kHz
with all tolerances included.

Without a horizontal sync signal the oscillator will be
free-running at f

min

. Any change of sync conditions is

detected by the internal coincidence detector. A deviation
of more than 4% between horizontal sync and oscillator
frequency will switch the horizontal section into search
mode. This means that PLL1 control currents are switched
off immediately. The internal frequency detector then
starts tuning the oscillator. Very small DC currents at
HPLL1 (pin 26) are used to perform this tuning with a well
defined change rate. When coincidence between
horizontal sync and oscillator frequency is detected, the
search mode is first replaced by a soft-lock mode which
lasts for the first part of the next vertical period.
The soft-lock mode is then replaced by a normal PLL
operation. This operation ensures a smooth tuning and
avoids fast changes of horizontal frequency during
catching.

In this concept it is not allowed to load HPLL1.
The frequency dependent voltage at this pin is fed
internally to HBUF (pin 27) via a sample-and-hold and
buffer stage. The sample-and-hold stage removes all
disturbances caused by horizontal sync or composite
vertical sync from the buffered voltage. An external
resistor connected between pins HBUF and HREF defines
the frequency range.

Out-of-lock indication (pin HUNLOCK)

Pin HUNLOCK is floating during search mode or if a
protection condition is true. All this can be detected by the
microcontroller if a pull-up resistor is connected to its own
supply voltage.

For an additional fast vertical blanking at grid 1 of the
picture tube, a 1 V signal referenced to ground is available
at this output. Also the continuous protection blanking
(see Section "Video clamping/vertical blanking generator")
is available at this pin. Via I

C-bus control, the control bit

BLKDIS can switch off horizontal unlock blanking while
vertical blanking is maintained.

max

min

----------

6.5

--------

Horizontal oscillator

The horizontal oscillator is of the relaxation type and
requires a capacitor of 10 nF at HCAP (pin 29).
For optimum jitter performance the value of 10 nF must
not be changed.

The minimum oscillator frequency is determined by a
resistor connected between pin HREF and ground.
A resistor connected between pins HREF and HBUF
defines the frequency range.

The reference current at pin HREF also defines the
integration time constant of the vertical sync integration.

Calculation of line frequency range

First the oscillator frequencies f

min

and f

max

have to be

calculated. This is achieved by adding the spread of the
relevant components to the highest and lowest sync
frequencies f

sync(min)

and f

sync(max)

. The oscillator is driven

by the currents in R

HREF

and R

HBUF

Table 1 describes a 31.45 to 90 kHz application.

Table 1

Calculation of total spread

Thus the typical frequency range of the oscillator in this
example is:

The resistors R

HREF

and R

HBUFpar

can be calculated with

the following formulae:

spread of

for f

max

for f

min

HCAP

HREF

, R

HBUF

Total

max

sync max

(

)

1.07

96.3 kHz

min

sync min

(

)

1.09

-----------------------

28.4 kHz

HREF

kHz

min

0.0012

min

kHz

[

]

-----------------------------------------------------------------

2.61 k

HBUFpar

kHz

max

0.0012

max

kHz

[

]

--------------------------------------------------------------------

726

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

The resistor R

HBUFpar

is calculated as the value of R

HREF

and R

HBUF

in parallel. The formulae for R

HBUF

additionally

takes into account the voltage swing across this resistor:

PLL1 phase detector

The phase detector is a standard type using switched
current sources, which are independent of the horizontal
frequency. It compares the middle of horizontal sync with
a fixed point on the oscillator sawtooth voltage. The PLL1
loop filter is connected to HPLL1 (pin 26).

See also Section "Horizontal position adjustment and
corrections".

Horizontal position adjustment and corrections

Via register HPOS the I

C-bus allows a linear adjustment

of the relative phase between the horizontal sync and
oscillator sawtooth (in PLL1 loop). Once adjusted, the
relative phase remains constant over the whole frequency
range.

Via registers HPARAL and HPINBAL correction of pin
unbalance and parallelogram is achieved by modulating
the phase between oscillator sawtooth and horizontal
flyback (in loop PLL2). If those asymmetric EW corrections
are performed in the deflection stage, both registers can
be disconnected from horizontal phase via control bit ACD.
This does not change the output at pin ASCOR.

Horizontal moire cancellation

To achieve a cancellation of horizontal moire (also known
as `video moire'), the horizontal frequency is
divided-by-two for a modulation of the horizontal phase via
PLL2. The amplitude is controlled by register HMOIRE.
To avoid a visible structure on screen the polarity changes
with half the vertical frequency. Control bit MOD disables
the moire cancellation function.

PLL2 phase detector

The PLL2 phase detector is similar to the PLL1 detector
and compares the line flyback pulse at HFLB (pin 1) with
the oscillator sawtooth voltage. The control currents are
independent of the horizontal frequency. The PLL2
detector thus compensates for the delay in the external
horizontal deflection circuit by adjusting the phase of the
HDRV (pin 8) output pulse.

HBUF

HREF

HBUFpar

HREF

HBUFpar

----------------------------------------------

0.8

805

An external modulation of the PLL2 phase is not allowed,
because this would disturb the pre-correction of the
H-focus parabola.

Soft start and standby

If HPLL2 is pulled to ground, either by an external DC
current or by resetting the register SOFTST, horizontal
output pulses and B+ control driver pulses are inhibited.
This means that HDRV (pin 8), BDRV (pin 6), VOUT1
(pin 13) and VOUT2 (pin 12) are floating in this state. PLL2
and the frequency-locked loop are disabled, CLBL (pin 16)
provides a continuous blanking signal and HUNLOCK
(pin 17) is floating.

This option can be used for soft start, protection and
power-down modes. When the HPLL2 pin is released
again, an automatic soft start sequence on the horizontal
drive as well as on the B

drive output will be performed

(see Fig.22).

A soft start can only be performed if the supply voltage for
the IC is 8.6 V minimum.

The soft start timing is determined by the filter capacitor at
HPLL2 (pin 30), which is charged with an constant current
during soft start. If the voltage at pin 30 (HPLL2) reaches
1.1 V, the vertical output currents are enabled. At 1.8 V the
horizontal driver stage generates very small output pulses.
The width of these pulses increases with the voltage at
HPLL2 until the final duty cycle is reached. The voltage at
HPLL2 increases further and performs a soft start at BDRV
(pin 6) as well. After BDRV has reached full duty cycle, the
voltage at HPLL2 continues to rise until HPLL2 enters its
normal operating range. The internal charge current is now
disabled. Finally PLL2 and the frequency-locked loop are
activated. If both functions reach normal operation,
HUNLOCK (pin 17) switches from the floating status to
normal vertical blanking, and continuous blanking at CLBL
(pin 16) is removed.

Output stage for line drive pulses [HDRV (pin 8)]

An open-collector output stage allows direct drive of an
inverting driver transistor because of a low saturation
voltage of 0.3 V at 20 mA. To protect the line deflection
transistor, the output stage is disabled (floating) for low
supply voltage at V

(see Fig.26).

The duty cycle of line drive pulses is slightly dependent on
the actual horizontal frequency. This ensures optimum
drive conditions over the whole frequency range.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

X-ray protection

The X-ray protection input XRAY (pin 2) provides a voltage
detector with a precise threshold. If the input voltage at
XRAY exceeds this threshold for a certain period of time,
control bit SOFTST is reset, which switches the IC into
protection mode. In this mode several pins are forced into
defined states:

HUNLOCK (pin 17) is floating

The capacitor connected to HPLL2 (pin 30) is
discharged

Horizontal output stage (HDRV) is floating

B+ control driver stage (BDRV) is floating

Vertical output stages (VOUT1 and VOUT2) are floating

CLBL provides a continuous blanking signal.

There are two different ways to restart the IC:

1. XSEL (pin 9) is open-circuit or connected to ground.

The control bit SOFTST must be set to logic 1 via the
I

C-bus. The IC then returns to normal operation via

soft start.

2. XSEL is connected to V

via an external resistor.

The supply voltage of the IC must be switched off for a
certain time before the IC can be restarted again using
the standard power-on procedure.

Vertical oscillator and amplitude control

This stage is designed for fast stabilization of vertical size
after changes in sync frequency conditions.
The free-running frequency f

fr(V)

is determined by the

resistor R

VREF

connected to pin 23 and the capacitor

VCAP

connected to pin 24. The value of R

VREF

is not only

optimized for noise and linearity performance in the whole
vertical and EW section, but also influences several
internal references. Therefore the value of R

VREF

must not

be changed. Capacitor C

VCAP

should be used to select the

free-running frequency of the vertical oscillator in
accordance with the following formula:

To achieve a stabilized amplitude the free-running
frequency f

fr(V)

, without adjustment, should be at least 10%

lower than the minimum trigger frequency.
The contributions shown in Table 2 can be assumed.

Table 2

Calculation of f

fr(V)

total spread

Result for 50 to 160 Hz application:

The AGC of the vertical oscillator can be disabled by
setting control bit AGCDIS via the I

C-bus. A precise

external current has to be injected into VCAP (pin 24) to
obtain the correct vertical size. This special application
mode can be used when the vertical sync pulses are
serrated (shifted); this condition is found in some display
modes, e.g. when using a 100 Hz upconverter for video
signals.

Application hint: VAGC (pin 22) has a high input
impedance during scan. Therefore, the pin must not be
loaded externally; otherwise non-linearities in the vertical
output currents may occur due to the changing charge
current during scan.

Adjustment of vertical size, VGA overscan and EHT
compensation

There are four different ways to adjust the amplitude of the
differential output currents at VOUT1 and VOUT2:

1. Register VGAIN changes the vertical size without

affecting any other output signal of the IC; this
adjustment is meant for factory alignments.

2. Register VSIZE changes not only the vertical size, but

also provides the correct tracking of all other related
waveforms (see Section "Tracking of vertical
adjustments"); this register should be used for user
adjustments.

3. For the VGA350 mode the register VOVSCN can

activate a +17% step in vertical size.

4. VSMOD (pin 21) can be used for a DC controlled EHT

compensation of vertical size by correcting the
differential output currents at VOUT1 and VOUT2;
VSMOD does not affect the EW waveforms, vertical
focus, pin unbalance and parallelogram corrections.

fr(V)

10.8

VREF

VCAP

-----------------------------------------------------------

Contributing elements

Minimum frequency offset between f

fr(V)

and

lowest trigger frequency

10%

Spread of IC

Spread of R

VREF

Spread of C

VCAP

Total

19%

fr(V)

50 Hz

1.19

---------------

42 Hz

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Adjustment of vertical position, vertical linearity and
vertical linearity balance

Register VOFFS provides a DC shift at the sawtooth
output VOUT1 and VOUT2 (pins 13 and 12) without
affecting any other output waveform. This adjustment is
meant for factory alignments.

Register VPOS provides a DC shift at the sawtooth output
VOUT1 and VOUT2 with correct tracking of all other
related waveforms (see Section "Tracking of vertical
adjustments"). This register should be used for user
adjustments. Due to the tracking the whole picture moves
vertically while maintaining the correct geometry.

Register VLIN is used to adjust the amount of vertical
S-correction in the output signal. This function can be
switched off by control bit VSC.

Tracking of vertical adjustments

The adjustments via registers VSIZE, VOVSCN and
VPOS also affect the waveforms of horizontal pincushion,
vertical linearity (S-correction), vertical linearity balance,
focus parabola, pin unbalance and parallelogram
correction. The result of this interaction is that no
readjustment of these parameters is necessary after an
user adjustment of vertical picture size and vertical picture
position.

Adjustment of vertical moire cancellation

To achieve a cancellation of vertical moire (also known as
`scan moire') the vertical picture position can be modulated
by half the vertical frequency. The amplitude of the
modulation is controlled by register VMOIRE and can be
switched off via control bit MOD.

Horizontal pincushion (including horizontal size,
corner correction and trapezium correction)

EWDRV (pin 11) provides a complete EW drive waveform.
The components horizontal pincushion, horizontal size,
corner correction and trapezium correction are controlled
by the registers HPIN, HSIZE, HCORT, HCORB and
HTRAP.

The corner correction can be adjusted separately for the
top (HCORT) and bottom (HCORB) part of the picture.

The pincushion (EW parabola) amplitude, corner and
trapezium correction track with vertical picture size
(VSIZE) and also with the adjustment for vertical picture
position (VPOS). The corner correction does not track with
horizontal pincushion (HPIN).

Further the horizontal pincushion amplitude, corner and
trapezium correction track with the horizontal picture size,
which is adjusted via register HSIZE and the analog
modulation input HSMOD. If the DC component in the
EWDRV output signal is increased via HSIZE or I

HSMOD

the pincushion, corner and trapezium component of the
EWDRV output will be reduced by a factor of

The value 14.4 V is a virtual voltage for calculation only.
The output pin can not reach this value, but the gain (and
DC bias) of the external application should be such that the
horizontal deflection is reduced to zero when EWDRV
would reach 14.4 V.

HSMOD (pin 31) can be used for a DC controlled EHT
compensation by correcting horizontal size, horizontal
pincushion, corner and trapezium. The control range at
this pin tracks with the actual value of HSIZE. For an
increasing DC component V

HSIZE

in the EWDRV output

signal, the DC component V

HEHT

caused by I

HSMOD

will be

reduced by a factor of

as shown in the equation

above.

The whole EWDRV voltage is calculated as follows:

with

and

HSIZE

HEHT

HSIZE

14.4 V

-----------------

14.4 V

-------------------------------------------------------------------------

HSIZE

14.4 V

-----------------

EWDRV,0

1.2 V

HSIZE

HEHT

f HSIZE

(

)

HPIN

HCOR

HTRAP

(

)

g HSIZE,HSMOD

(

)

[

]

h I

HREF

(

)

HEHT

HSMOD

120

-------------------- 0.69

f HSIZE

(

)

HSIZE

14.4 V

-----------------

g HSIZE,HSMOD

(

)

HSIZE

HEHT

HSIZE

14.4 V

-----------------

14.4 V

-------------------------------------------------------------------------

h I

HREF

(

)

HREF

70 kHz

-------------------------------------

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Via control bit FHMULT two different modes of operation
can be chosen for the EW output waveform:

1. Mode 1

Horizontal size is controlled via register HSIZE and
causes a DC shift at the EWDRV output. The complete
waveform is also multiplied internally by a signal
proportional to the line frequency [which is detected
via the current at HREF (pin 28)]. This mode is to be
used for driving EW diode modulator stages which
require a voltage proportional to the line frequency.

2. Mode 2

The EW drive waveform does not track with the line
frequency. This mode is to be used for driving
EW modulators which require a voltage independent
of the line frequency.

Output stage for asymmetric correction waveforms
[ASCOR (pin 20)]

This output is designed as a voltage output for
superimposed waveforms of vertical parabola and
sawtooth. Via the I

C-bus the registers HPARAL and

HPINBAL allow to change amplitude and polarity of both
signals.

Application hint: The TDA4841PS offers two possibilities
to control HPINBAL and HPARAL.

1. Control bit ACD = 1.

The two registers now control the horizontal phase by
means of internal modulation of the PLL2 horizontal
phase control. The ASCOR output (pin 20) can be left
unused, but it will always provide an output signal
because the ASCOR output stage is not influenced by
the control bit ACD.

2. Control bit ACD = 0.

The internal modulation via PLL2 is disconnected.
In order to obtain the required effect on the screen,
pin ASCOR must now be fed to the DC amplifier which
controls the DC shift of the horizontal deflection. This
option is useful for applications which already use a
DC shift transformer.

If the tube does not need HPINBAL and HPARAL, then
pin ASCOR can be used for other purposes, i.e. for a
simple dynamic convergence.

Dynamic focus section [FOCUS (pin 32)]

This section generates a complete drive signal for dynamic
focus applications. The amplitude of the horizontal
parabola is internally stabilized, thus it is independent of
the horizontal frequency. The amplitude can be adjusted
via register HFOCUS. Changing horizontal size may
require a correction of HFOCUS. To compensate for the
delay in external focus amplifiers a `pre-correction' for the
phase of the horizontal parabola has been implemented
(see Fig.28). The amount of this pre-correction can be
adjusted via register HFOCAD. The amplitude of the
vertical parabola is independent of frequency and tracks
with all vertical adjustments. The amplitude can be
adjusted via register VFOCUS. FOCUS (pin 32) is
designed as a voltage output for the superimposed vertical
and horizontal parabolas.

B+ control function block

The B+ control function block of the TDA4841PS consists
of an Operational Transconductance Amplifier (OTA), a
voltage comparator, a flip-flop and a discharge circuit. This
configuration allows easy applications for different B+
control concepts. See also Application Note AN96052:
"B+ converter Topologies for Horizontal Deflection and
EHT with TDA4855/58".

ENERAL DESCRIPTION

The non-inverting input of the OTA is connected internally
to a high precision reference voltage. The inverting input is
connected to BIN (pin 5). An internal clamping circuit limits
the maximum positive output voltage of the OTA.
The output itself is connected to BOP (pin 3) and to the
inverting input of the voltage comparator.
The non-inverting input of the voltage comparator can be
accessed via BSENS (pin 4).

B+ drive pulses are generated by an internal flip-flop and
fed to BDRV (pin 6) via an open-collector output stage.
This flip-flop will be set at the rising edge of the signal at
HDRV (pin 8). The falling edge of the output signal at
BDRV has a defined delay of t

d(BDRV)

to the rising edge of

the HDRV pulse. When the voltage at BSENS exceeds the
voltage at BOP, the voltage comparator output resets the
flip-flop and, therefore, the open-collector stage at BDRV
is floating again.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

An internal discharge circuit allows a well defined
discharge of capacitors at BSENS. BDRV is active at a
LOW-level output voltage (see Figs 25 and 26), thus it
requires an external inverting driver stage.

The B+ function block can be used for B+ deflection
modulators in many different ways. Two popular
application combinations are:

Boost converter in feedback mode (see Fig.25)

In this application the OTA is used as an error amplifier
with a limited output voltage range. The flip-flop will be
set at the rising edge of the signal at HDRV. A reset will
be generated when the voltage at BSENS, taken from
the current sense resistor, exceeds the voltage at BOP.

If no reset is generated within a line period, the rising
edge of the next HDRV pulse forces the flip-flop to reset.
The flip-flop is set immediately after the voltage at
BSENS has dropped below the threshold voltage
V

RESTART(BSENS)

Buck converter in feed forward mode (see Fig.26)

This application uses an external RC combination at
BSENS to provide a pulse width which is independent
from the horizontal frequency. The capacitor is charged
via an external resistor and discharged by the internal
discharge circuit. For normal operation the discharge
circuit is activated when the flip-flop is reset by the
internal voltage comparator. The capacitor will now be
discharged with a constant current until the internally
controlled stop level V

STOP(BSENS)

is reached. This level

will be maintained until the rising edge of the next HDRV
pulse sets the flip-flop again and disables the discharge
circuit.

If no reset is generated within a line period, the rising
edge of the next HDRV pulse automatically starts the
discharge sequence and resets the flip-flop. When the
voltage at BSENS reaches the threshold voltage
V

RESTART(BSENS)

, the discharge circuit will be disabled

automatically and the flip-flop will be set immediately.
This behaviour allows a definition of the maximum duty
cycle of the B+ control drive pulse by the relationship of
charge current to discharge current.

Supply voltage stabilizer, references,
start-up procedures and protection functions

The TDA4841PS provides an internal supply voltage
stabilizer for excellent stabilization of all internal
references. An internal gap reference, especially designed
for low-noise, is the reference for the internal horizontal
and vertical supply voltages. All internal reference currents
and drive current for the vertical output stage are derived
from this voltage via external resistors.

If either the supply voltage is below 8.3 V or no data from
the I

C-bus has been received after power-up, the internal

soft start and protection functions do not allow any of those
outputs [HDRV, BDRV, VOUT1, VOUT2 and HUNLOCK
(see Fig.22)] to be active.

For supply voltages below 8.3 V the internal I

C-bus will

not generate an acknowledge and the IC is in standby
mode. This is because the internal protection circuit has
generated a reset signal for the soft start register SOFTST.
Above 8.3 V data is accepted and all registers can be
loaded. If the SOFTST register has received a set from the
I

C-bus, the internal soft start procedure is released, which

activates all outputs which are mentioned above.

If during normal operation the supply voltage has dropped
below 8.1 V, the protection mode is activated and
HUNLOCK (pin 17) changes to the protection status and is
floating. This can be detected by the microprocessor.

This protection mode has been implemented in order to
protect the deflection stages and the picture tube during
start-up, shut-down and fault conditions. This protection
mode can be activated as shown in Table 3.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Table 3

Activation of protection mode

When the protection mode is active, several pins of the
TDA4841PS are forced into a defined state:

HDRV (horizontal driver output) is floating

BDRV (B+ control driver output) is floating

HUNLOCK (indicates, that the frequency-to-voltage
converter is out of lock) is floating (HIGH via external
pull-up resistor)

CLBL provides a continuous blanking signal

VOUT1 and VOUT2 (vertical outputs) are floating

The capacitor at HPLL2 is discharged.

If the soft start procedure is activated via the I

C-bus, all of

these actions will be performed in a well defined sequence
(see Figs 22 and 23).

ACTIVATION

RESET

Low supply voltage at
pin 10

increase supply voltage,
reload registers,
soft start via I

C-bus

Power dip, below 8.1 V

reload registers,
soft start via I

C-bus or via

supply voltage

X-ray protection XRAY
(pin 2) triggered

reload registers,
soft start via I

C-bus

HPLL2 (pin 30) externally
pulled to ground

release pin 30

Power dip recognition

In standby mode the I

C-bus will only answer with an

acknowledge when data is sent to the control register 1AH.
This register contains the standby and soft start control bit.

If the I

C-bus master transmits data to another register, an

acknowledge is given after the chip address and the
subaddress; an acknowledge is not given after the data.
This indicates that data can be stored into normal registers
only in soft start mode.

If the supply voltage drops below 8.1 V the deflection
controller leaves normal operation and changes to standby
mode. The microcontroller can check this state by sending
data into a register with the subaddress 0XH.
The acknowledge will only be given on the data if the IC is
active.

Due to this behaviour the start-up of the TDA4841PS is
defined as follows: the first data that is transferred to the
deflection controller must be sent to the control register
with subaddress 1AH. Any other subaddress will not lead
to an acknowledge. This is a limitation in checking the
I

C-busses of the monitor during start-up.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134); all voltages measured with respect to ground.

Notes

1. Machine model: 200 pF; 0.75

H; 10

2. Human body model: 100 pF; 7.5

H; 1500

THERMAL CHARACTERISTICS

QUALITY SPECIFICATION
In accordance with

"URF-4-2-59/601"; EMC emission/immunity test in accordance with "DIS 1000 4.6" (IEC 801.6).

Note

1. Tests are performed with application reference board. Tests with other boards will have different results.

SYMBOL

PARAMETER

CONDITIONS

MIN.

MAX.

UNIT

supply voltage

0.5

+16

i(n)

input voltage

pin BIN

0.5

+6.0

pins HSYNC, VSYNC, VREF, HREF, VSMOD and
HSMOD

0.5

+6.5

pins SDA and SCL

0.5

+8.0

pin XRAY

0.5

+8.0

o(n)

output voltage

pins VOUT2, VOUT1 and HUNLOCK

0.5

+6.5

pins BDRV and HDRV

0.5

+16

I/O(n)

input/output voltages at pins BOP and BSENS

0.5

+6.0

o(HDRV)

horizontal driver output current

100

i(HFLB)

horizontal flyback input current

+10

o(CLBL)

video clamping pulse/vertical blanking output current

o(BOP)

B+ control OTA output current

o(BDRV)

B+ control driver output current

o(EWDRV)

EW driver output current

o(FOCUS)

focus driver output current

amb

ambient temperature

+70

junction temperature

150

stg

storage temperature

+150

esd

electrostatic discharge for all pins

note 1

150

+150

note 2

2000

+2000

SYMBOL

PARAMETER

CONDITIONS

VALUE

UNIT

th(j-a)

thermal resistance from junction to ambient

in free air

K/W

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

EMC

emission test

note 1

1.5

immunity test

note 1

2.0

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

CHARACTERISTICS
V

= 12 V; T

amb

= 25

C; peripheral components in accordance with Fig.1; unless otherwise specified.

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

Horizontal sync separator

NPUT CHARACTERISTICS FOR

DC-

COUPLED

TTL

SIGNALS

HSYNC

i(HSYNC)

sync input signal voltage

1.7

HSYNC(sl)

slicing voltage level

1.2

1.4

1.6

r(HSYNC)

rise time of sync pulse

500

f(HSYNC)

fall time of sync pulse

500

W(HSYNC)(min)

minimum width of sync pulse

0.7

i(HSYNC)

input current

i(HSYNC)

= 0.8 V

200

i(HSYNC)

= 5.5 V

NPUT CHARACTERISTICS FOR

AC-

COUPLED VIDEO SIGNALS

(

SYNC

VIDEO

NEGATIVE SYNC POLARITY

)

HSYNC

sync amplitude of video input
signal voltage

source

= 50

300

HSYNC(AC,sl)

slicing voltage level
(measured from top sync)

source

= 50

120

150

clamp(HSYNC)

top sync clamping voltage level

source

= 50

1.1

1.28

1.5

ch(HSYNC)

charge current for coupling
capacitor

i(HSYNC)

> V

clamp(HSYNC)

1.7

2.4

3.4

W(HSYNC)(min)

minimum width of sync pulse

0.7

source(max)

maximum source resistance

duty cycle = 7%

1500

i(diff)(HSYNC)

differential input resistance

during sync

Automatic polarity correction for horizontal sync

horizontal sync pulse width
related to t

d(HPOL)

delay time for changing polarity

0.3

1.8

Vertical sync integrator

int(V)

integration time for generation
of a vertical trigger pulse

= 15.625 kHz;

HREF

= 0.52 mA

= 31.45 kHz;

HREF

= 1.052 mA

= 64 kHz;

HREF

= 2.141 mA

3.9

5.7

6.5

= 100 kHz;

HREF

= 3.345 mA

2.5

3.8

4.5

Vertical sync slicer (DC-coupled, TTL compatible): pin VSYNC

i(VSYNC)

sync input signal voltage

1.7

VSYNC(sl)

slicing voltage level

1.2

1.4

1.6

i(VSYNC)

input current

0 V < V

i(VSYNC)

< 5.5 V

P(H)

-----------

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Automatic polarity correction for vertical sync

VSYNC(max)

maximum width of vertical sync
pulse

400

d(VPOL)

delay time for changing polarity

0.45

1.8

Video clamping/vertical blanking output: pin CLBL

clamp(CLBL)

width of video clamping pulse

measured at V

CLBL

= 3 V

0.6

0.7

0.8

clamp(CLBL)

top voltage level of video
clamping pulse

4.32

4.75

5.23

clamp

temperature coefficient of
V

clamp(CLBL)

mV/K

STPS

clamp

steepness of slopes for
clamping pulse

= 1 M

; C

= 20 pF

ns/V

d(HSYNCt-CLBL)

delay between trailing edge of
horizontal sync and start of
video clamping pulse

clamping pulse triggered
on trailing edge of
horizontal sync;
control bit CLAMP = 0;
measured at V

CLBL

= 3 V

130

clamp(max)

maximum duration of video
clamping pulse referenced to
end of horizontal sync

1.0

d(HSYNCl-CLBL)

delay between leading edge of
horizontal sync and start of
video clamping pulse

clamping pulse triggered
on leading edge of
horizontal sync;
control bit CLAMP = 1;
measured at V

CLBL

= 3 V

300

clamp(max)

maximum duration of video
clamping pulse referenced to
end of horizontal sync

0.15

blank(CLBL)

top voltage level of vertical
blanking pulse

notes 1 and 2

1.7

1.9

2.1

blank(CLBL)

width of vertical blanking pulse
at pins CLBL and HUNLOCK

control bit VBLK = 0

220

260

300

control bit VBLK = 1

305

350

395

blank

temperature coefficient of
V

blank(CLBL)

mV/K

scan(CLBL)

output voltage during vertical
scan

CLBL

= 0

0.59

0.63

0.67

scan

temperature coefficient of
V

scan(CLBL)

mV/K

sink(CLBL)

internal sink current

2.4

L(CLBL)

external load current

3.0

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Horizontal oscillator: pins HCAP and HREF

fr(H)

free-running frequency without
PLL1 action (for testing only)

HBUF

;

HREF

= 2.4 k

;

HCAP

= 10 nF; note 3

30.53

31.45

32.39

kHz

fr(H)

spread of free-running
frequency (excluding spread of
external components)

3.0

temperature coefficient of
free-running frequency

100

+100

H(max)

maximum oscillator frequency

130

kHz

HREF

voltage at input for reference
current

2.43

2.55

2.68

Unlock blanking detection: pin HUNLOCK

scan(HUNLOCK)

low-level voltage of HUNLOCK

saturation voltage in case
of locked PLL1; internal
sink current = 1 mA

250

blank(HUNLOCK)

blanking level of HUNLOCK

= 0

0.9

1.1

blank

temperature coefficient of
V

blank(HUNLOCK)

0.9

mV/K

sink

temperature coefficient of
I

sink(HUNLOCK)

0.15

%/K

sink(int)

internal sink current

for blanking pulses;
PLL1 locked

1.4

2.0

2.6

L(max)

maximum external load current

HUNLOCK

= 1 V

leakage current

HUNLOCK

= 5 V in case of

unlocked PLL1 and/or
protection active

PLL1 phase comparator and frequency-locked loop: pins HPLL1 and HBUF

W(HSYNC)(max)

maximum width of horizontal
sync pulse (referenced to line
period)

lock(HPLL1)

total lock-in time of PLL1

ctrl(HPLL1)

control currents

notes 4 and 5

locked mode; level 1

locked mode; level 2

145

HBUF

buffered f/v voltage at HBUF
(pin 27)

minimum horizontal
frequency

2.55

maximum horizontal
frequency

0.5

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Phase adjustments and corrections via PLL1 and PLL2

HPOS

horizontal position (referenced
to horizontal period)

HPINBAL

horizontal pin unbalance
correction via HPLL2
(referenced to horizontal
period)

1.2

0.02

HPARAL

horizontal parallelogram
correction (referenced to
horizontal period)

1.2

0.02

HMOIRE

relative modulation of
horizontal position by

horizontal frequency;

phase alternates with

vertical frequency

0.02

moire cancellation off

control bit MOD = 1

PLL2 phase detector: pins HFLB and HPLL2

PLL2

PLL2 control (advance of
horizontal drive with respect to
middle of horizontal flyback)

maximum advance;
register HPINBAL = 32;
register HPARAL = 32

minimum advance; register
HPINBAL = 32; register
HPARAL = 32

ctrl(PLL2)

PLL2 control current

PLL2

relative sensitivity of PLL2
phase shift related to horizontal
period

mV/%

PROT(HPLL2)(max)

maximum voltage for PLL2
protection mode/soft start

4.6

ch(PLL2)

charge current for external
capacitor during soft start

HPLL2

< 3.7 V

dch(PLL2)

discharge current for external
capacitor during soft down

HPLL2

< 3.7 V

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

ORIZONTAL FLYBACK INPUT

HFLB

pos(HFLB)

positive clamping level

i(HFLB)

= 5 mA

5.5

neg(HFLB)

negative clamping level

i(HFLB)

1 mA

0.75

pos(HFLB)

positive clamping current

neg(HFLB)

negative clamping current

sl(HFLB)

slicing level

2.8

Output stage for line driver pulses: pin HDRV

PEN

COLLECTOR OUTPUT STAGE

sat(HDRV)

saturation voltage

o(HDRV)

= 20 mA

0.3

o(HDRV)

= 60 mA

0.8

LO(HDRV)

output leakage current

HDRV

= 16 V

UTOMATIC VARIATION OF DUTY CYCLE

HDRV(OFF)

relative t

OFF

time of HDRV

output; measured at
V

HDRV

= 3 V; HDRV duty cycle

is modulated by the relation
I

HREF

VREF

o(HDRV)

= 20 mA;

= 31.45 kHz; see Fig.16

o(HDRV)

= 20 mA;

= 58 kHz; see Fig.16

45.5

48.5

51.5

o(HDRV)

= 20 mA;

= 110 kHz; see Fig.16

X-ray protection: pin XRAY

XRAY(sl)

slicing voltage level for latch

6.22

6.39

6.56

W(XRAY)(min)

minimum width of trigger pulse

i(XRAY)

input resistance at XRAY
(pin 2)

XRAY

< 6.38 V + V

500

XRAY

> 6.38 V + V

standby mode

XRAY

rst

reset of X-ray latch

pin 9 open-circuit or
connected to GND

set control bit SOFTST via I

C-bus

pin 9 connected to V

via

XSEL

switch off V

, then re-apply V

CC(XRAY)(min)

minimum supply voltage for
correct function of the X-ray
latch

pin 9 connected to V

via

XSEL

CC(XRAY)(max)

maximum supply voltage for
reset of the X-ray latch

pin 9 connected to V

via

XSEL

external resistor at pin 9

no reset via I

C-bus

130

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Vertical oscillator (oscillator frequency in application without adjustment of free-running frequency f

fr(V)

)

fr(V)

free-running frequency

VREF

= 22 k

;

VCAP

= 100 nF

43.3

cr(V)

vertical frequency catching
range

constant amplitude; note 7

160

VREF

voltage at reference input for
vertical oscillator

3.0

d(scan)

delay between trigger pulse
and start of ramp at VCAP
(pin 24) (width of vertical
blanking pulse)

control bit VBLK = 0

220

260

300

control bit VBLK = 1

305

350

395

VAGC

amplitude control current

control bit AGCDIS = 0

120

200

300

control bit AGCDIS = 1

VAGC

external capacitor at VAGC
(pin 22)

150

220

Differential vertical current outputs

DJUSTMENT OF VERTICAL SIZE INCLUDING

VGA

AND

EHT

COMPENSATION

; see Figs 3 to 7

VGAIN

vertical size without VGA
overscan (referenced to
nominal vertical size)

100

VSIZE

vertical size without VGA
overscan (referenced to
nominal vertical size)

100

VSIZE

VGA

vertical size with VGA overscan
(referenced to nominal vertical
size)

115.9

116.8

117.7

VSMOD

EHT compensation on vertical
size via VSMOD (pin 21)
(referenced to 100% vertical
size)

i(VSMOD)

= 0

i(VSMOD)

120

i(VSMOD)

input current (pin 21)

VSMOD = 0

VSMOD =

120

i(VSMOD)

input resistance

300

500

ref(VSMOD)

reference voltage at input

5.0

ro(VSMOD)

roll-off frequency (

3 dB)

i(VSMOD)

A + 15

(RMS)

MHz

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

DJUSTMENT OF VERTICAL POSITION

; see Figs 3 to 7

VOFFS

vertical position (referenced to
100% vertical size)

0.25

VPOS

vertical position (referenced to
100% vertical size)

11.5

0.09

DJUSTMENT OF VERTICAL LINEARITY

; see Figs 6 and 27

VLIN

vertical linearity (S-correction)

VLIN

symmetry error of S-correction

maximum VLIN

0.7

DJUSTMENT OF VERTICAL LINEARITY BALANCE

; see Fig.7

VLINBAL

vertical linearity balance
(referenced to 100% vertical
size)

1.85

1.40

0.95

1.40

1.85

0.08

VMOIRE

modulation of vertical picture
position by

vertical

frequency (related to 100%
vertical size)

0.03

moire cancellation off

control bit MOD = 1

Vertical output stage: pin VOUT1 and VOUT2; see Fig.27

VOUT(nom)(p-p)

nominal differential output
current (peak-to-peak value)

VOUT

= I

VOUT1

VOUT2

;

nominal settings; note 8

0.76

0.85

0.94

o(VOUT)(max)

maximum output current at
pins VOUT1 and VOUT2

control bit VOVSCN = 1

0.54

0.6

0.66

VOUT

allowed voltage at outputs

4.2

(offset)(max)(V)

maximum offset error of vertical
output currents

nominal settings; note 8

2.5

V(max)

maximum linearity error of
vertical output currents

nominal settings; note 8

1.5

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

EW drive output

DRIVE OUTPUT STAGE

EWDRV; see Figs 8 to 11

o(const)(EWDRV)

bottom output voltage at
pin EWDRV
(internally stabilized)

1.05

1.2

1.35

o(EWDRV)(max)

maximum output voltage

note 9

7.0

L(EWDRV)

load current

EWDRV

temperature coefficient of
output signal

600

HPIN(EWDRV)

horizontal pincushion voltage

0.04

1.42

HCORT(EWDRV)

horizontal corner correction
voltage at top of picture

0.2

0.64

HCORB(EWDRV)

horizontal corner correction
voltage at bottom of picture

0.2

0.64

HTRAP(EWDRV)

horizontal trapezium correction
voltage

0.5

0.01

HSIZE(EWDRV)

horizontal size voltage

0.13

3.6

HEHT(EWDRV)

EHT compensation on
horizontal size via HSMOD
(pin 31)

HSMOD

= 0; note 8

0.02

HSMOD

120

A; note 8

0.69

i(HSMOD)

input current (pin 31)

HEHT

= 0.02 V

HEHT

= 0.69 V

120

i(HSMOD)

input resistance

300

500

ref(HSMOD)

reference voltage at input

i(HSMOD)

= 0

5.0

ro(HSMOD)

roll-off frequency (

3 dB)

i(HSMOD)

+ 15

A (RMS)

MHz

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

RACKING OF

EWDRV

OUTPUT SIGNAL WITH HORIZONTAL FREQUENCY PROPORTIONAL VOLTAGE

H(MULTI)

horizontal frequency range for
tracking

kHz

PAR(EWDRV)

parabola amplitude at EWDRV
(pin 11)

HREF

= 1.052 mA;

= 31.45 kHz; control bit

FHMULT = 1; note 10

0.72

HREF

= 2.341 mA;

= 70 kHz; control bit

FHMULT = 1; note 10

1.42

function disabled; control
bit FHMULT = 0; note 10

1.42

EWDRV

linearity error of horizontal
frequency tracking

Output for asymmetric EW corrections: pin ASCOR

HPARAL(ASCOR)

vertical sawtooth voltage for
EW parallelogram correction

0.825

0.05

HPINBAL(ASCOR)

vertical parabola for pin
unbalance correction

1.0

0.05

o(ASCOR)(max)(p-p)

maximum output voltage swing
(peak-to-peak value)

o(ASCOR)(max)

maximum output voltage

6.5

c(ASCOR)

centre voltage

4.0

o(ASCOR)(min)

minimum output voltage

1.9

o(ASCOR)(max)

maximum output current

o(ASCOR)

1.9 V

1.5

sink(ASCOR)(max)

maximum output sink current

o(ASCOR)

1.9 V

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Focus section: pin FOCUS; see Figs 15 and 28

precor

pre-correction of phase for
horizontal focus parabola

300

350

400

450

W(hfb)(min)

minimum width of horizontal
flyback pulse

1.9

operation without
pre-correction

7.5

W(hfb)(max)

maximum width of horizontal
flyback pulse

5.5

HFOCUS(p-p)

amplitude of horizontal focus
parabola (peak-to-peak value)

0.06

3.3

VFOCUS(p-p)

amplitude of vertical parabola
(peak-to-peak value)

0.02

1.1

o(FOCUS)(max)

maximum output voltage

o(FOCUS)

= 0

6.15

6.4

6.65

o(FOCUS)(min)

minimum output voltage

o(FOCUS)

= 0

1.0

1.3

1.6

o(FOCUS)(max)

maximum output current

1.5

L(FOCUS)(max)

maximum capacitive load

B+ control section; see Figs 25 and 26

RANSCONDUCTANCE AMPLIFIER

PINS

BIN

AND

BOP

i(BIN)

input voltage

5.25

i(BIN)(max)

maximum input current

ref(int)

reference voltage at internal
non-inverting input of OTA

2.37

2.5

2.58

o(BOP)(min)

minimum output voltage

0.5

o(BOP)(max)

maximum output voltage

o(BOP)

< 1 mA

5.0

5.3

5.6

o(BOP)(max)

maximum output current

500

m(OTA)

transconductance of OTA

note 11

v(ol)

open-loop voltage gain

note 12

BOP(min)

minimum value of capacitor at
BOP (pin 3)

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

OLTAGE COMPARATOR

BSENS

i(BSENS)

voltage range of positive
comparator input

i(BOP)

voltage range of negative
comparator input

LI(BSENS)(max)

maximum leakage current

discharge disabled

PEN

COLLECTOR OUTPUT STAGE

BDRV

o(BDRV)(max)

maximum output current

note 13

LO(BDRV)

output leakage current

BDRV

= 16 V

sat(BDRV)

saturation voltage

o(BDRV)

< 20 mA

300

off(BDRV)(min)

minimum off-time

250

d(BDRV-HDRV)

delay between BDRV pulse and
HDRV pulse

measured at
V

HDRV

= V

BDRV

= 3 V

500

BSENS

DISCHARGE CIRCUIT

BSENS

STOP(BSENS)

discharge stop level

capacitive load;
I

BSENS

= 0.5 mA

0.85

1.0

1.15

dch(BSENS)

discharge current

BSENS

> 2.5 V

4.5

6.0

7.5

th(BSENS)(restart)

threshold voltage for restart

fault condition

1.2

1.3

1.4

BSENS(min)

minimum value of capacitor at
BSENS (pin 4)

Internal reference, supply voltage, soft start and protection

CC(stab)

external supply voltage for
complete stabilization of all
internal references

9.2

supply current

CC(stb)

standby supply current

STDBY = 1; V

PLL2

< 1 V;

3.5 V < V

< 16 V

PSRR

power supply rejection ratio of
internal supply voltage

f = 1 kHz

CC(blank)

supply voltage level for
activation of continuous
blanking

decreasing from 12 V

8.2

8.6

9.0

CC(blank)(min)

minimum supply voltage level
for function of continuous
blanking

decreasing from 12 V

2.5

3.5

4.0

on(VCC)

supply voltage level for
activation of HDRV, BDRV,
VOUT1, VOUT2 and
HUNLOCK

increasing from below

typical 8.1 V

7.9

8.3

8.7

off(VCC)

supply voltage level for
deactivation of BDRV, VOUT1,
VOUT2 and HUNLOCK; also
sets register SOFTST

decreasing from

above typical 8.3 V

7.7

8.1

8.5

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Notes

1. For duration of vertical blanking pulse see subheading "Vertical oscillator (oscillator frequency in application without

adjustment of free-running frequency f

fr(V)

)".

2. Continuous blanking at CLBL (pin 16) will be activated, if one of the following conditions is true:

a) No horizontal flyback pulses at HFLB (pin 1) within a line

b) X-ray protection is triggered

c) Voltage at HPLL2 (pin 30) is low during soft start

d) Supply voltage at V

(pin 10) is low

e) PLL1 unlocked while frequency-locked loop is in search mode.

3. Oscillator frequency is f

min

when no sync input signal is present (no continuous blanking at pins 16 and 17).

4. Loading of HPLL1 (pin 26) is not allowed.

5. Voltage at HPLL1 (pin 26) is fed to HBUF (pin 27) via a buffer. Disturbances caused by horizontal sync are removed

by an internal sample-and-hold circuit.

6. All vertical and EW adjustments according note 8, but VSIZE = 80% (register VSIZE = 63, VGAIN = 63 and control

bit VOVSCN = 0).

7. Value of resistor at VREF (pin 23) may not be changed.

HRESHOLDS DERIVED FROM

HPLL2

VOLTAGE

HPLL2(blank)(ul)

upper limit for continuous
blanking

4.6

HPLL2(bduty)(ul)

upper limit for variation of
BDRV duty cycle

4.0

HPLL2(bduty)(ll)

lower limit for variation of BDRV
duty cycle

3.2

HPLL2(hduty)(ul)

upper limit for variation of
HDRV duty cycle

3.2

HPLL2(hduty)(ll)

lower limit for variation of HDRV
duty cycle

1.8

HPLL2(stby)(ll)

lower limit for VOUT1 and
VOUT2 to be active via I

C-bus

soft start

1.1

HPLL2(stby)(ul)

upper limit for standby voltage

HPLL2(stby)(ll)

lower limit for VOUT1 and
VOUT2 to be active via external
DC current

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

8. All vertical and EW adjustments are specified at nominal vertical settings; unless otherwise specified, which means:

a) VSIZE = 100% (register VSIZE = 127, VGAIN = 63 and control bit VOVSCN = 0)

b) VSMOD = 0 (no EHT compensation)

c) VPOS centred (register VPOS = 64)

d) VLIN = 0 (register VLIN = X and control bit VSC = 1)

e) VLINBAL = 0 (register VLINBAL = 8)

f) FHMULT = 0

g) HPARAL = 0 (register HPARAL = 32)

h) HPINBAL = 0 (register HPINBAL = 32)

Vertical oscillator synchronized.

9. The output signal at EWDRV (pin 11) may consist of horizontal pincushion + corner correction + DC shift + trapezium

correction. If the VOVSCN control bit is set, and the VPOS adjustment is set to an extreme value, the tip of the
parabola may be clipped at the upper limit of the EWDRV output voltage range. The waveform of corner correction
will clip if the vertical sawtooth adjustment exceeds 110% of the nominal setting.

10. If f

tracking is enabled, the amplitude of the complete EWDRV output signal (horizontal pincushion + corner

correction + DC shift + trapezium) will be changed proportional to I

HREF

. The EWDRV low level of 1.2 V remains fixed.

11. First pole of transconductance amplifier is 5 MHz without external capacitor (will become the second pole, if the OTA

operates as an integrator).

12. Open-loop gain is

at f = 0 with no resistive load and C

BOP

= 10 nF (from BOP (pin 3) to GND).

13. The recommended value for the pull-up resistor at pin 6 (BDRV) is 1 k

BOP

BIN

--------------

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Vertical and EW adjustments

Fig.3 Adjustment of vertical size.

(1)

is the maximum amplitude setting at register VSIZE = 127,

VSIZE

--------

100%

VSMOD

--------

100%

handbook, halfpage

IVOUT1

IVOUT2

(1)

MBG590

Fig.4 Adjustment of vertical size.

(1)

is the maximum amplitude setting at register VSIZE = 127,

VGAIN

--------

100%

handbook, halfpage

MGS274

IVOUT1

IVOUT2

(1)

Fig.5 Adjustment of vertical position.

(1)

is the maximum amplitude setting at register VSIZE = 127

and register VGAIN = 63.

VPOS

----------------------

100%

VOFFS

----------------------

100%

handbook, halfpage

IVOUT1

IVOUT2

(1)

MBG592

Fig.6 I

VOUT1

and I

VOUT2

as functions of time.

(1)

is the maximum amplitude setting at register VSIZE = 127

and VLIN = 0%.

VLIN

----------------------

100%

handbook, halfpage

IVOUT1

IVOUT2

(1)

MBG594

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

C-BUS PROTOCOL

Data format

The format of data for the I

C-bus is given in Table 4.

Table 4

Data format

Notes

1. S = START condition.

2. SLAVE ADDRESS (MAD) = 1000 1100.

3. A = acknowledge, generated by the slave. No acknowledge is given, if the supply voltage is below 8.2 V for start-up

and 8.0 V for shut-down procedure.

4. SUBADDRESS (SAD).

5. DATA byte. If more than 1 byte of DATA is transmitted, then no auto-increment of the significant subaddress is

performed.

6. P = STOP condition.

(1)

SLAVE ADDRESS

(2)

(3)

SUBADDRESS

(4)

(3)

DATA

(5)

(3)

(6)

It should be noted that clock pulses according to the
400 kHz specification are accepted for 3.3 V and 5 V
applications (reference level = 1.8 V).

Default register values after power-up are random.
All registers have to be preset via software before the soft
start is enabled.

It should be noted that if register contents are changed
during the vertical scan, this might result in a visible
interference on the screen. The cause for this interference
is the abrupt change of picture geometry which takes effect
at random locations within the visible picture. To avoid this
kind of interference, at least the adjustment of some critical
geometry parameters should be synchronized with the
vertical flyback. The TDA4841PS offers a feature to
synchronize any I

C-bus adjustment with the internal

vertical flyback pulse. For this purpose the IC offers two
different modes for the handling of I

C-bus data:

Direct mode

Buffered mode.

Direct mode

The direct mode is selected by setting the MSB of the
I

C-bus register subaddress to logic 0.

Any I

C-bus command is executed immediately after it

was received, so the adjustment takes effect immediately
after the end of I

C-bus transmission.

This mode should be used if many register values have to
be changed subsequently, i.e. during start-up, mode
change, etc., and while there is no picture visible on the
screen (blanked). The number of transmissions per
V-period is not limited.

Buffered mode

The buffered mode is selected by setting the MSB of the
I

C-bus register subaddress to logic 1.

This mode is designed to avoid visible interferences on the
screen during the I

C-bus adjustments. This mode should

be used, if a single register has to be changed while the
picture is visible, so i.e. for user adjustments.

One received I

C-bus data byte is stored in an internal

8-bit buffer before it is passed to the DAC section. The first
internal vertical blanking pulse (VBL) after end of
transmission is used to synchronize the adjustment
change with the vertical flyback. So the actual change of
the picture size, position, geometry, etc. will take place
during the vertical flyback period, and will thus be invisible.

The IC gives acknowledge for chip address, subaddress
and data of a buffered transmission. Only one I

C-bus

transmission is accepted after each vertical blank. After
one buffered transmission, the IC gives no acknowledge
for further transmissions until next VBL pulse has
occurred. The buffered mode is disabled while the IC is in
standby mode.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

List of I

C-bus controlled switches

C-bus data can be transmitted in direct or buffered mode and is defined by the MSB of the register subaddress:

SAD1 is the register subaddress to be used for transmissions in direct mode

SAD2 is the register subaddress to be used for transmissions in buffered mode.

Table 5

Controlled switches; notes 1 and 2

Notes

1. X = don't care.

2. # = this bit is occupied by another function. If the register is addressed, the bit values for both functions must be

transferred.

3. Bits STDBY and SOFTST can be reset by the internal protection circuit.

CONTROL

BIT

FUNCTION

SAD1
(HEX)

SAD2
(HEX)

REGISTER ASSIGNMENT

D7 D6 D5 D4 D3 D2 D1 D0

BLKDIS

0: vertical, protection and horizontal unlock
blanking available on pins CLBL and HUNLOCK

1: only vertical and protection blanking available
on pins CLBL and HUNLOCK

AGCDIS

0: AGC in vertical oscillator active

1: AGC in vertical oscillator inhibited

FHMULT

0: EW output independent of horizontal
frequency

1: EW output tracks with horizontal frequency

VSC

0: VLIN, HCORT and HCORB adjustments
enabled

1: VLIN, HCORT and HCORB adjustments
forced to centre value

MOD

0: horizontal and vertical moire cancellation
enabled

1: horizontal and vertical moire cancellation
disabled

VOVSCN

0: vertical size 100%

1: vertical size 116.8% for VGA350

CLAMP

0: trailing edge for horizontal clamp

1: leading edge for horizontal clamp

VBLK

0: vertical blanking = 260

1: vertical blanking = 340

ACD

0: ASCOR disconnected from PLL2

1: ASCOR internally connected with PLL2

STDBY

(3)

0: internal power supply enabled

1: internal power supply disabled

SOFTST

(3)

0: soft start not released (pin HPLL2 pulled to
ground)

1: soft start is released (power-up via pin HPLL2)

1999

Oct

Philips Semiconductors

Product specification

C-b

us autosync deflection controller f

PC monitors

TD
A4841PS

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

List of I

C-bus controlled functions

C-bus data can be transmitted in direct or buffered mode and is defined by the MSB of the register subaddress:

SAD1 is the register subaddress to be used for transmissions in direct mode

SAD2 is the register subaddress to be used for transmissions in buffered mode.

Table 6

Controlled functions; notes 1 and 2

FUNCTION

NAME

BITS

SAD1
(HEX)

SAD2
(HEX)

REGISTER ASSIGNMENT

CTRL

BIT

RANGE

FUNCTION

TRACKS WITH

D7 D6 D5 D4 D3 D2 D1 D0

Horizontal size

HSIZE

D7 D6 D5 D4 D3 D2 D1 D0

0.1 to 3.6 V

Horizontal position

HPOS

D7 D6 D5 D4 D3 D2 D1 D0

13% of horizontal

period

Horizontal pincushion

HPIN

D5 D4 D3 D2 D1 D0

0 to 1.42 V

VSIZE, VOVSCN,
VPOS, HSIZE and
HSMOD

Horizontal trapezium
correction

HTRAP

D5 D4 D3 D2 D1 D0

500 mV (p-p)

VSIZE, VOVSCN,
VPOS, HSIZE and
HSMOD

Horizontal corner
correction at top of
picture

HCORT

D5 D4 D3 D2 D1 D0

VSC

+15 to

46% of

parabola amplitude

VSIZE, VOVSCN,
VPOS, HSIZE and
HSMOD

Horizontal corner
correction at bottom
of picture

HCORB

D5 D4 D3 D2 D1 D0

VSC

+15 to

46% of

parabola amplitude

VSIZE, VOVSCN,
VPOS, HSIZE and
HSMOD

Horizontal
parallelogram

HPARAL

D5 D4 D3 D2 D1 D0

ACD

1.2% of horizontal

period

VSIZE, VOVSCN
and VPOS

EW pin balance

HPINBAL

D5 D4 D3 D2 D1 D0

ACD

1.2% of horizontal

period

VSIZE, VOVSCN
and VPOS

Vertical size

VSIZE

D6 D5 D4 D3 D2 D1 D0

60 to 100%

VSMOD

Vertical position

VPOS

D6 D5 D4 D3 D2 D1 D0

11.5%

VSMOD

Vertical gain

VGAIN

D5 D4 D3 D2 D1 D0

70 to 100%

Vertical offset

VOFFS

D3 D2 D1 D0

Vertical linearity

VLIN

D7 D6 D5 D4

VSC

2 to

46%

VSIZE, VOVSCN,
VPOS and VSMOD

Vertical linearity
balance

VLINBAL

D3 D2 D1 D0

1.4% of 100%

vertical size

VSIZE, VOVSCN,
VPOS and VSMOD

1999

Oct

Philips Semiconductors

Product specification

C-b

us autosync deflection controller f

PC monitors

TD
A4841PS

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

Notes

1. X = don't care.

2. # = this bit is occupied by another function. If the register is addressed, the bit values for both functions must be transferred.

Moire cancellation via
vertical position

VMOIRE

D5 D4 D3 D2 D1 D0

MOD

0 to 0.08% of
vertical amplitude

Moire cancellation via
horizontal position

HMOIRE

D5 D4 D3 D2 D1 D0

MOD

0.07% of horizontal
period

Vertical focus

VFOCUS

D7 D6 D5 D4

0 to 1.1 V

VSIZE, VOVSCN
and VPOS

Horizontal focus

HFOCUS

D4 D3 D2 D1 D0

0 to 3.3 V

Horizontal focus
pre-correction

HFOCAD

D7 D6

300 to 450 ns

FUNCTION

NAME

BITS

SAD1
(HEX)

SAD2
(HEX)

REGISTER ASSIGNMENT

CTRL

BIT

RANGE

FUNCTION

TRACKS WITH

D7 D6 D5 D4 D3 D2 D1 D0

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Start-up procedure

< 8.3 V:

As long as the supply voltage is too low for correct
operation, the IC will give no acknowledge due to
internal Power-On Reset (POR)

Supply current is 9 mA or less.

> 8.3 V:

Internal POR has ended and the IC is in standby mode

Control bits STDBY and SOFTST are reset to their start
values

All other register contents are random

Pin HUNLOCK is at HIGH-level.

Setting control bit STDBY = 0:

Enables internal power supply

Supply current increases from 9 to 70 mA

When V

< 8.6 V register SOFTST cannot be set by

the I

C-bus

Output stages are disabled

Pin HUNLOCK is at HIGH-level.

Setting all registers to defined values:

Due to the hardware configuration of the IC
(no auto-increment) any register setting needs a
complete 3-byte I

C-bus data transfer as follows:

START - IC address - subaddress - data - STOP.

Setting control bit SOFTST = 1:

Before enabling the soft-start sequence a delay of
minimum 80 ms is necessary to obtain correct function
of the horizontal drive

HDRV duty cycle increases

BDRV duty cycle increases

VOUT1 and VOUT2 are enabled

PLL1 and PLL2 are enabled.

IC in full operation:

Pin HUNLOCK is at LOW-level when PLL1 is locked

Any change of the register content will result in an
immediate change of the output behaviour

Setting control bit SOFTST = 0 is the only way (except
power-down via pin V

) to leave the operating mode.

Soft-down sequence:

See L4 of Fig.19 for starting the soft-down sequence.

Fig.18 I

C-bus flow for start-up.

(1) See Fig.19.

MGL791

START

Standby mode (XXXX XX01)

STDBY = 1

SOFTST = 0

all other register contents are random

Protection mode (XXXX XX00)

STDBY = 0

SOFTST = 0

all other register contents are random

Protection mode (XXXX XX00)

STDBY = 0

SOFTST = 0

registers are pre-set

change/refresh of data?

8CH

1AH

00H

A P

8CH

1AH

02H

A P

8CH

SAD

DATA

A P

8CH

SAD

DATA

A P

Operating mode (XXXX XX10)

STDBY = 0

SOFTST = 1

Soft-start sequence (XXXX XX10)

STDBY = 0

SOFTST = 1

Power-down mode (XXXX XXXX)

no acknowledge is given by IC

all register contents are random

(1)

VCC

8.3 V

yes

SOFTST = 0?

yes

all registers defined?

yes

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Protection and standby mode

Soft-down sequence:

Start the sequence by setting control bit SOFTST = 0

BDRV duty cycle decreases

HDRV duty cycle decreases.

Protection mode:

Pins HDRV and BDRV are floating

Pins VOUT1 and VOUT2 are floating

Continuous blanking on pin CLBL is active

Pin HUNLOCK is floating

PLL1 and PLL2 are disabled

Protection mode can be left by 3 ways:

1. Entering standby mode by setting control

bit SOFTST = 0 and bit STDBY = 1

2. Starting the soft-start sequence by setting control

bit SOFTST = 1 (bit STDBY = don't care);
see L3 of Fig.18 for continuation

3. Decreasing the supply voltage below 8.1 V.

Standby mode:

Set control bit STDBY = 1

Driver outputs are floating (same as protection mode)

Supply current is 9 mA

Only the I

C-bus section and protection circuits are

operative

Contents of all registers are lost, except the value of
bit STDBY and bit SOFTST

See L2 of Fig.18 for continuation.

Fig.19 I

C-bus flow for standby mode and

protection mode.

(1) See Fig.18.

MGL790

Standby mode (XXXX XX01)

STDBY = 1

SOFTST = 0

all other register contents are random

Soft-down sequence (XXXX XX00)

STDBY = 0

SOFTST = 0

(1)

yes

SOFTST = 1?

yes

(1)

Protection mode (XXXX XX00)

STDBY = 0

SOFTST = 0

registers are set

STDBY = 1?

8CH

1AH

00H

A P

8CH

1AH

01H

A P

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

Fig.20 I

C-bus flow for any mode.

(1) See Fig.18.

handbook, full pagewidth

MGM079

(ANY Mode)

Power-Down Mode

no acknowledge is given by IC

all register contents are random

(1)

VCC

8.1 V

VCC

a soft-down sequency followed by a
soft start sequence is generated
internally.

8.6 V

8.1 V

VCC

IC enters standby mode.

8.6 V
8.1 V

Power-down mode

Power dip of V

< 8.6 V:

The soft-down sequence is started first

Then the soft-start sequence is generated internally.

Power dip of V

< 8.1 V or V

shut-down:

This function is independent from the operating mode,
therefore it works under any condition

All driver outputs are immediately disabled

IC enters standby mode.

Standby mode detection

Execute data transmission twice to assure that there was
no data transfer error.

MGS276

yes

chip address

8CH

0XH

XXH

subaddress

data

C-bus transmission

Normal operation

acknowledge was

given on data?

yes

chip address

8CH

0XH

XXH

subaddress

data

C-bus transmission

acknowledge was

given on data?

Standby mode

Fig.21 Possible standby mode detection.

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

SOLDERING

Introduction to soldering through-hole mount
packages

This text gives a brief insight to wave, dip and manual
soldering. A more in-depth account of soldering ICs can be
found in our

"Data Handbook IC26; Integrated Circuit

Packages" (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of
through-hole mount IC packages on a printed-circuit
board.

Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is
260

C; solder at this temperature must not be in contact

with the joints for more than 5 seconds.

The total contact time of successive solder waves must not
exceed 5 seconds.

The device may be mounted up to the seating plane, but
the temperature of the plastic body must not exceed the
specified maximum storage temperature (T

stg(max)

). If the

printed-circuit board has been pre-heated, forced cooling
may be necessary immediately after soldering to keep the
temperature within the permissible limit.

Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the
package, either below the seating plane or not more than
2 mm above it. If the temperature of the soldering iron bit
is less than 300

C it may remain in contact for up to

10 seconds. If the bit temperature is between
300 and 400

C, contact may be up to 5 seconds.

Suitability of through-hole mount IC packages for dipping and wave soldering methods

Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

PACKAGE

SOLDERING METHOD

DIPPING

WAVE

DBS, DIP, HDIP, SDIP, SIL

suitable

(1)

1999 Oct 25

Philips Semiconductors

Product specification

C-bus autosync deflection controller for

PC monitors

TDA4841PS

DEFINITIONS

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.

PURCHASE OF PHILIPS I

C COMPONENTS

Data sheet status

Objective specification

This data sheet contains target or goal specifications for product development.

Preliminary specification

This data sheet contains preliminary data; supplementary data may be published later.

Product specification

This data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

Purchase of Philips I

C components conveys a license under the Philips' I

C patent to use the

components in the I

C system provided the system conforms to the I

C specification defined by

Philips. This specification can be ordered using the code 9398 393 40011.

SCA

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.

Internet: http://www.semiconductors.philips.com

1999

Philips Semiconductors a worldwide company

For all other countries apply to: Philips Semiconductors,
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140,
Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +45 33 29 3333, Fax. +45 33 29 3905

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),
Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,
ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 62 5344, Fax.+381 11 63 5777

Printed in The Netherlands

545004/01/pp

Date of release:

1999 Oct 25

Document order number:

9397 750 06163

Ð­Ð»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: TDA4841

ÐÐ»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: TDA4841