53466-580-00 B
FAS466
1
Features Summary
s
Compliance with ANSI X3T10/855D SCSI
configured automatically (SCAM) protocol levels 1
and 2
s
Compliance with ANSI X3.131-1996 SCSI-3
parallel interface (SPI-2) standard
s
Compliance with ANSI X3T10/1142D Fast-40
standard
s
SCSI synchronous data transfer rates up to:
80 Mbytes/sec (wide, 16-bit Fast-40)
40 Mbytes/sec (narrow, eight-bit Fast-40)
s
On-chip LVD (low voltage differential) drivers
s
Versatile 40 million instructions per second (MIP)
microcontroller
s
Programmable microcontroller to automate SCSI
protocol handling
s
Programmable filtering on select SCSI signals
s
Programmable slew-rate control
s
Supports initiator and target modes
s
DMA interface with late transfer tolerant design
that provides 160 Mbytes/sec sustained transfers
s
Expanded 128-word DMA FIFO
s
On-chip phase lock loop (PLL) for high frequency
clock synthesis
Product Description
The FAS466 incorporates an enhanced,
high-performance SCSI engine derived from the QLogic
TEC450/452 triple embedded controller family.
The FAS466 provides Fast-40 SCSI synchronous
transfer rates. The highly integrated SCSI core provides
advanced SCAM level 1 and level 2 support. The FAS466
includes a microcontroller that provides a flexible,
programmable means to coordinate SCSI sequences.
The FAS466 supports single-ended and low-voltage
differential SCSI mode operations in initiator and target
modes. The FAS466 block diagram is shown in figure 1.
Figure 1. FAS466 Block Diagram
SCSI FIFO
DMA INTERFACE
EXTERNAL MICROPROCESSOR
SCSI CONTROLLER
SCSI BUS
ON-CHIP
MICROPROCESSOR
INTERFACE
MICROPROCESSOR
FIFO DATA
FIFO CONTROL
SCSI DATA
ADDRESS/DATA BUS
EXTERNAL
FAS466
BUS
FAS466
INTERRUPTS
AND
STATUS VECTOR
DB15-0, DPB1-0
MICROCONTROLLER
DMA BUS
QLogic Corporation
FAS466 Fast Architecture SCSI Processor
Data Sheet
2
FAS466
53466-580-00 B
QLogic Corporation
SCSI Controller
The following list highlights the FAS466 SCSI
controller features.
s
Asynchronous data transfers greater than
5 Mtransfers/sec
s
Synchronous data transfers (5 Mtransfers/sec)
s
Fast synchronous data transfers (10 Mtransfers/sec)
s
Fast-20 synchronous data transfers
(20 Mtransfers/sec)
s
Fast-40 synchronous data transfers
(40 Mtransfers/sec)
s
8-bit (narrow) and 16-bit (wide) SCSI bus widths
s
SCAM levels 1 and 2
The SCSI controller provides powerful and flexible
low-level hardware assistance for SCSI protocol handling.
The FAS466 microcontroller, SCSI FIFO, and SCSI
controller perform frequently used SCSI operations with
low firmware overhead at performance levels ranging from
asynchronous SCSI to Fast-40.
The core of the FAS466 SCSI processor, with enhanced
initiator support, is derived from the proven TEC452 SCSI
disk controller.
Microcontroller
The following list highlights the FAS466 SCSI
microcontroller features.
s
Maximum 40 MIPS with a 25-ns instruction cycle
(except for branch)
s
64 single-word instructions
s
16-bit wide instructions
s
Eight-bit wide data path
s
1024x16 static random access memory (SRAM)
program memory
s
16x8 dual-port, general purpose registers;
32 mailbox registers
s
Five-level deep hardware stack
s
Direct, indirect, and absolute addressing modes
s
Two firmware interrupt sources
s
Two hardware interrupts; one with four-bit,
automatic interrupt vector and status
s
Full chip access through the microprocessor bus
The FAS466 provides a microcontroller with separate
program and data memory. The result is improved
bandwidth over traditional Von Neuman architecture where
program and data share the same memory. Separating
program and data memory allows independent widths for
instruction and data. All instructions are 16 bit wide,
single-word.
The four operations for each instruction cycle are fetch,
decode, execute, and write back. A three-stage pipeline
allows overlaps between fetch and write-back cycles with
decode and execute cycles. Consequently, all instructions
execute in one instruction cycle or two clock periods (25 ns
at 80 MHz) except for program branches, which require
two instruction cycles.
The microcontroller is composed of a 1024x16
program memory, a 32x8 register file, a 5x8 stack, an
integer ALU, 32 mailbox registers, and other special
purpose registers. The microcontroller has direct access to
addresses in the register files or in data memory. The first
16 bytes of the external SCSI FIFO is mapped directly into
data memory locations 90h-9Fh. The microcontroller can
monitor the FIFO contents (one byte at a time) without
removing it. The microcontroller accesses external
registers through the external access read (EARD)
instruction or the external access write (EAWR)
instruction.
DMA Interface
The FAS466 has an improved DMA interface with an
expanded 128-word FIFO that provides transfer rates up to
160 Mbytes/sec. The FAS466 supports 16-bit wide data
strobe transfers of up to 80 MHz with 160 Mbytes/sec data
throughput. The internal FIFO provides programmable
threshold logic for determining FIFO full and empty
conditions.
Microprocessor Interface
The FAS466 microprocessor interface provides the
interface between the internal modules (SCSI controller,
FIFO, microcontroller, and DMA engine) and an external
microprocessor.
Interfaces
The FAS466 interfaces consist of SCSI,
microprocessor, DMA, and differential mode support. Pins
that support these interfaces and other chip operations are
shown in figure 2.
PDF 
ZIP
