ChipFind - документация

Электронный компонент: SP706REN

Скачать:  PDF   ZIP
1
Rev. 10-17-00 SP706 +3.0/ +3.3 Low Power Microprocessor Circuits Copyright 2000 Sipex Corporation
SP706P/R/S/T, SP708R/S/T
s
Precision Low Voltage Monitor:
SP706P/R and SP708R at +2.63V
SP706S and SP708S at +2.93V
SP706T and SP708T at +3.08V
s
RESET Pulse Width - 200ms
s
Independent Watchdog Timer - 1.6 sec
Timeout (SP706P/S/R/T)
s
40
A Maximum Supply Current
s
Debounced TTL/CMOS Manual-Reset Input
s
RESET Asserted Down to V
CC
= 1V
s
RESET Output:
SP706P Active-High
SP706R/S/T Active-Low
SP708R/S/T Both Active High + Active Low
s
WDI Can Be Left Floating, Disabling the
Watchdog Function
DESCRIPTION
The SP706P/S/R/T, SP708R/S/T series is a family of microprocessor (
P) supervisory circuits
that integrate myriad components involved in discrete solutions which monitor power-supply and
battery, in
P, and digital systems. The SP706P/S/R/T, SP708R/S/T series will significantly
improve system reliability and operational efficiency when compared to results obtained with
discrete components. The features of the SP706P/S/R/T, SP708R/S/T series include a
watchdog timer, a
P reset, a Power Fail Comparator, and a manual-reset input. The SP706P/
S/R/T, SP708R/S/T series is ideal for +3.0V or +3.3V applications in automotive systems,
computers, controllers, and intelligent instruments. The SP706P/S/R/T, SP708R/S/T series is
an ideal solution for systems in which critical monitoring of the power supply to the
P and related
digital components is demanded.
r
e
b
m
u
N
t
r
a
P
e
v
i
t
c
A
T
E
S
E
R
d
l
o
h
s
e
r
h
T
T
E
S
E
R
t
e
s
e
R
l
a
u
n
a
M
y
c
a
r
u
c
c
A
I
F
P
t
u
p
n
I
g
o
d
h
c
t
a
W
P
6
0
7
P
S
H
G
I
H
V
3
6
.
2
S
E
Y
%
4
S
E
Y
R
6
0
7
P
S
W
O
L
V
3
6
.
2
S
E
Y
%
4
S
E
Y
S
6
0
7
P
S
W
O
L
V
3
9
.
2
S
E
Y
%
4
S
E
Y
T
6
0
7
P
S
W
O
L
V
8
0
.
3
S
E
Y
%
4
S
E
Y
R
8
0
7
P
S
H
G
I
H
/
W
O
L
V
3
6
.
2
S
E
Y
%
4
O
N
S
8
0
7
P
S
H
G
I
H
/
W
O
L
V
3
9
.
2
S
E
Y
%
4
O
N
T
8
0
7
P
S
H
G
I
H
/
W
O
L
V
8
0
.
3
S
E
Y
%
4
O
N
s
Built-In V
cc
Glitch Immunity
s
Available in 8-pin PDIP, NSOIC, and
SOIC packages
s
Voltage Monitor for Power Failure or Low
Battery Warning
s
Pin Compatible Enhancement to Industry
Standards 706P/R/S/T and 708R/S/T
+3.0V/+3.3V Low Power Microprocessor
Supervisory Circuits
2
Rev. 10-17-00 SP706 +3.0/ +3.3 Low Power Microprocessor Circuits Copyright 2000 Sipex Corporation
SPECIFICATIONS
V
cc
= 2.7V to 5.5V for SP70_P/R, V
CC
= 3.0 to 5.5V for SP70_S, V
CC
= 3.15V to 5.5V for SP70_T, T
A
= T
MIN
to T
MAX
to T
MAX
, unless otherwise noted,
typical at 25
C.
ABSOLUTE MAXIMUM RATINGS
These are stress ratings only and functional operation
of the device at these ratings or any other above those
indicated in the operation sections of the specifications
below is not implied. Exposure to absolute maximum
rating conditions for extended periods of time may
affect reliability.
Terminal Voltage (with respect to GND):
V
CC
........................................................-0.3V to +6.0V
All Other Inputs (Note 1)..............-0.3V to (V
CC
+3.0V)
Input Current:
V
CC
.....................................................................20mA
GND...................................................................20mA
Output Current (all outputs)...............................20mA
ESD Rating...........................................................2kV
R
E
T
E
M
A
R
A
P
.
N
I
M
.
P
Y
T
.
X
A
M
S
T
I
N
U
S
N
O
I
T
I
D
N
O
C
V
,
e
g
n
a
R
e
g
a
t
l
o
V
g
n
i
t
a
r
e
p
O
C
C
0
.
1
5
.
5
V
I
,
t
n
e
r
r
u
C
y
l
p
p
u
S
Y
L
P
P
U
S
5
2
0
4
A
V
=
R
M
C
C
g
n
i
t
a
o
l
F
I
D
W
,
g
n
i
t
a
o
l
F
r
o
d
l
o
h
s
e
r
h
T
t
e
s
e
R
5
5
.
2
5
8
.
2
0
0
.
3
3
6
.
2
3
9
.
2
8
0
.
3
0
7
.
2
0
0
.
3
5
1
.
3
V
R
/
P
_
0
7
P
S
S
_
0
7
P
S
T
_
0
7
P
S
s
i
s
e
r
e
t
s
y
H
d
l
o
h
s
e
r
h
T
t
e
s
e
R
0
2
V
m
2
e
t
o
N
t
,
h
t
d
i
W
e
s
l
u
P
t
e
s
e
R
S
R
0
4
1
0
0
2
0
8
2
s
m
2
e
t
o
N
T
E
S
E
R
e
g
a
t
l
o
V
t
u
p
t
u
O
V
H
O
V
L
O
V
H
O
V
L
O
V
x
8
.
0
C
C
V
C
C
5
.
1
-
3
.
0
4
.
0
V
V
)
X
A
M
(
T
S
R
V
<
C
C
I
,
V
6
.
3
<
E
C
R
U
O
S
0
0
5
=
A
V
)
X
A
M
(
T
S
R
V
<
C
C
I
,
V
6
.
3
<
K
N
I
S
2
.
1
=
mA
V
<
V
5
.
4
C
C
I
,
V
5
.
5
<
E
C
R
U
O
S
0
0
8
=
A
V
<
V
5
.
4
C
C
I
,
V
5
.
5
<
K
N
I
S
A
m
2
.
3
=
e
g
a
t
l
o
V
t
u
p
t
u
O
T
E
S
E
R
V
H
O
V
L
O
V
H
O
V
L
O
V
C
C
6
.
0
-
V
C
C
5
.
1
-
3
.
0
4
.
0
V
V
)
X
A
M
(
T
S
R
V
<
C
C
I
,
V
6
.
3
<
E
C
R
U
O
S
5
1
2
=
A
V
)
X
A
M
(
T
S
R
V
<
C
C
I
,
V
6
.
3
<
E
C
R
U
O
S
A
m
2
.
1
=
V
<
V
5
.
4
C
C
I
,
V
5
.
5
<
E
C
R
U
O
S
0
0
8
=
A
V
<
V
5
.
4
C
C
I
,
V
5
.
5
<
E
C
R
U
O
S
A
m
2
.
3
=
t
,
d
o
i
r
e
P
t
u
o
e
m
i
T
g
o
d
h
c
t
a
W
D
W
0
0
.
1
0
6
.
1
5
2
.
2
s
V
C
C
V
6
.
3
<
t
,
h
t
d
i
W
e
s
l
u
P
I
D
W
P
W
0
5
s
n
V
L
I
V
,
V
4
.
0
=
H
I
V
x
8
.
0
=
C
C
,
d
l
o
h
s
e
r
h
T
t
u
p
n
I
I
D
W
V
L
I
V
H
I
V
L
I
V
H
I
V
x
7
.
0
C
C
5
.
3
6
.
0
8
.
0
V
V
)
X
A
M
(
T
S
R
V
<
C
C
V
6
.
3
<
V
T
S
R
)
X
A
M
(
V
<
C
C
V
6
.
3
<
V
C
C
V
0
.
5
=
V
C
C
V
0
.
5
=
t
n
e
r
r
u
C
t
u
p
n
I
I
D
W
1
-
2
0
.
0
1
A
V
r
o
0
=
I
D
W
C
C
Continuous Power Dissipation
Plastic DIP
(derate 9.09mW/
O
C above +70
O
C)..................727mW
SO
(derate 5.88mW/
O
C above +70
O
C)..................471mW
Mini SO
(derate 4.10mW/
O
C above +70
O
C)..................330mW
Storage Temperature Range.............-65C to +160C
Lead Temperature (solding 10 sec)................+300C
3
Rev. 10-17-00 SP706 +3.0/ +3.3 Low Power Microprocessor Circuits Copyright 2000 Sipex Corporation
SPECIFICATIONS (continued)
V
cc
= 2.7V to 5.5V for SP70_P/R, V
CC
= 3.0 to 5.5V for SP70_S, V
CC
= 3.15V to 5.5V for SP70_T, T
A
= T
MIN
to T
MAX
to T
MAX
, unless otherwise noted,
typical at 25
C.
R
E
T
E
M
A
R
A
P
.
N
I
M
.
P
Y
T
.
X
A
M
S
T
I
N
U
S
N
O
I
T
I
D
N
O
C
e
g
a
t
l
o
V
t
u
p
t
u
O
O
D
W
V
H
O
V
L
O
V
H
O
V
L
O
V
x
8
.
0
C
C
V
C
C
5
.
1
-
3
.
0
4
.
0
V
V
)
X
A
M
(
T
S
R
V
<
C
C
I
,
V
6
.
3
<
E
C
R
U
O
S
0
0
5
=
A
V
)
X
A
M
(
T
S
R
V
<
C
C
I
,
V
6
.
3
<
K
N
I
S
A
m
2
.
1
=
V
<
V
5
.
4
C
C
I
,
V
5
.
5
<
E
C
R
U
O
S
0
0
8
=
A
V
<
V
5
.
4
C
C
I
,
V
5
.
5
<
K
N
I
S
A
m
2
.
3
=
R
M
t
n
e
r
r
u
C
p
U
-
ll
u
P
5
2
0
0
1
0
7
0
5
2
0
5
2
0
0
6
A
R
M
V
,
V
0
=
)
X
A
M
(
T
S
R
V
<
C
C
V
6
.
3
<
V
<
V
5
.
4
,
V
0
=
R
M
C
C
V
5
.
5
<
R
M
t
,
h
t
d
i
W
e
s
l
u
P
R
M
0
0
5
0
5
1
s
n
V
)
X
A
M
(
T
S
R
V
<
C
C
V
6
.
3
<
V
<
V
5
.
4
C
C
V
5
.
5
<
R
M
d
l
o
h
s
e
r
h
T
t
u
p
n
I
V
L
I
V
H
I
V
L
I
V
H
I
V
x
7
.
0
C
C
0
.
2
6
.
0
8
.
0
V
V
)
X
A
M
(
T
S
R
V
<
C
C
V
6
.
3
<
V
)
X
A
M
(
T
S
R
V
<
C
C
V
6
.
3
<
V
<
V
5
.
4
C
C
V
5
.
5
<
V
<
V
5
.
4
C
C
V
5
.
5
<
R
M
t
,
y
a
l
e
D
t
u
O
t
e
s
e
R
o
t
D
M
0
5
7
0
5
2
s
n
V
)
X
A
M
(
T
S
R
V
<
C
C
2
E
T
O
N
,
V
6
.
3
<
V
<
V
5
.
4
C
C
2
E
T
O
N
,
V
5
.
5
<
d
l
o
h
s
e
r
h
T
t
u
p
n
I
I
F
P
0
2
.
1
5
2
.
1
0
3
.
1
V
V
C
C
e
h
t
r
o
f
V
0
.
3
=
R
/
P
_
0
7
P
S
V
,
C
C
=
e
h
t
r
o
f
V
3
.
3
T
/
S
_
0
7
P
S
g
n
il
l
a
f
I
F
P
,
t
n
e
r
r
u
C
t
u
p
n
I
I
F
P
0
0
.
5
2
-
1
0
.
0
0
0
.
5
2
A
n
O
F
P
e
g
a
t
l
o
V
t
u
p
t
u
O
V
H
O
V
L
O
V
H
O
V
L
O
V
x
8
.
0
C
C
V
C
C
5
.
1
-
3
.
0
4
.
0
V
V
)
X
A
M
(
T
S
R
V
<
C
C
I
,
V
6
.
3
<
E
C
R
U
O
S
0
0
5
=
A
V
)
X
A
M
(
T
S
R
V
<
C
C
I
,
V
6
.
3
<
K
N
I
S
2
.
1
=
mA
V
<
V
5
.
4
C
C
I
,
V
5
.
5
<
E
C
R
U
O
S
0
0
8
=
A
V
<
V
5
.
4
C
C
I
,
V
5
.
5
<
K
N
I
S
A
m
2
.
3
=
4
Rev. 10-17-00 SP706 +3.0/ +3.3 Low Power Microprocessor Circuits Copyright 2000 Sipex Corporation
SP706P/R/S/T
1
8
7
6
5
4
3
2
1
MR
V
CC
GND
PFI
WDO
RESET / RESET*
WDI
PFO
SP708S/R/T
1
8
7
6
5
4
3
2
1
MR
V
CC
GND
PFI
RESET
RESET
N.C.
PFO
*SP706P only
DIP and SOIC
1
8
7
6
5
4
3
2
1
WDO
MR
V
CC
WDI
PFO
PFI
GND
1
8
7
6
5
4
3
2
1
RESET
RESET
MR
V
CC
N.C.
PFO
PFI
GND
RESET / RESET*
SP706P/R/S/T
SP708S/R/T
*SP706P only
SOIC
Figure 1. Pinouts
5
Rev. 10-17-00 SP706 +3.0/ +3.3 Low Power Microprocessor Circuits Copyright 2000 Sipex Corporation
E
M
A
N
N
O
I
T
C
N
U
F
N
O
I
T
P
I
R
C
S
E
D
N
I
P
P
6
0
7
P
S
T
/
S
/
R
6
0
7
P
S
T
/
S
/
R
8
0
7
P
S
/
P
I
D
C
I
O
S
C
I
O
S
/
P
I
D
C
I
O
S
C
I
O
S
/
P
I
D
C
I
O
S
C
I
O
S
R
M
e
s
l
u
p
t
e
s
e
r
a
s
r
e
g
g
i
r
t
t
u
p
n
i
s
i
h
T
-
t
e
s
e
R
l
a
u
n
a
M
t
u
p
n
i
W
O
L
-
e
v
i
t
c
a
s
i
h
T
.
V
8
.
0
w
o
l
e
b
d
e
ll
u
p
n
e
h
w
0
7
l
a
n
r
e
t
n
i
n
a
s
a
h
e
b
n
a
c
t
I
.
t
n
e
r
r
u
c
p
u
-
ll
u
p
A
d
e
t
r
o
h
s
r
o
e
n
il
c
i
g
o
l
S
O
M
C
r
o
L
T
T
a
m
o
r
f
n
e
v
i
r
d
h
c
t
i
w
s
a
h
t
i
w
d
n
u
o
r
g
o
t
1
3
1
3
1
3
V
C
C
.
t
u
p
n
i
e
g
a
t
l
o
V
2
4
2
4
2
4
D
N
G
s
l
a
n
g
i
s
ll
a
r
o
f
e
c
n
e
r
e
f
e
r
d
n
u
o
r
G
3
5
3
5
3
5
I
F
P
t
u
p
n
i
r
o
t
i
n
o
m
e
g
a
t
l
o
v
s
i
h
t
n
e
h
W
-
t
u
p
n
I
li
a
F
-
r
e
w
o
P
I
F
P
t
c
e
n
n
o
C
.
W
O
L
s
e
o
g
O
F
P
,
V
5
2
.
1
n
a
h
t
s
s
e
l
s
i
V
r
o
d
n
u
o
r
g
o
t
C
C
.
e
s
u
n
i
t
o
n
n
e
h
w
4
6
4
6
4
6
O
F
P
I
F
P
li
t
n
u
H
G
I
H
s
i
t
u
p
t
u
o
s
i
h
T
-
t
u
p
t
u
O
li
a
F
-
r
e
w
o
P
.
V
5
2
.
1
n
a
h
t
s
s
e
l
s
i
5
7
5
7
5
7
I
D
W
r
o
H
G
I
H
s
n
i
a
m
e
r
t
u
p
n
i
s
i
h
t
f
I
-
t
u
p
n
I
g
o
d
h
c
t
a
W
s
e
m
i
t
r
e
m
i
t
g
o
d
h
c
t
a
w
l
a
n
r
e
t
n
i
e
h
t
,
s
6
.
1
r
o
f
W
O
L
r
o
I
D
W
g
n
i
t
a
o
l
F
.
W
O
L
s
e
o
g
O
D
W
d
n
a
t
u
o
e
t
a
t
s
-
i
r
t
e
c
n
a
d
e
p
m
i
-
h
g
i
h
a
o
t
I
D
W
g
n
i
t
c
e
n
n
o
c
l
a
n
r
e
t
n
i
e
h
T
.
e
r
u
t
a
e
f
g
o
d
h
c
t
a
w
e
h
t
s
e
l
b
a
s
i
d
r
e
f
f
u
b
s
i
T
E
S
E
R
r
e
v
e
n
e
h
w
s
r
a
e
l
c
r
e
m
i
t
g
o
d
h
c
t
a
w
s
e
e
s
I
D
W
r
e
v
e
n
e
h
w
r
o
,
d
e
t
a
t
s
-
i
r
t
s
i
I
D
W
,
d
e
t
r
e
s
s
a
.
e
g
d
e
g
n
il
l
a
f
r
o
g
n
i
s
i
r
a
6
8
6
8
-
-
.
C
.
N
.
t
c
e
n
n
o
C
o
N
-
-
-
-
6
8
T
E
S
E
R
s
e
s
l
u
p
t
u
p
t
u
o
s
i
h
T
-
t
u
p
t
u
O
T
E
S
E
R
W
O
L
-
e
v
i
t
c
A
W
O
L
s
y
a
t
s
d
n
a
d
e
r
e
g
g
i
r
t
n
e
h
w
s
m
0
0
2
r
o
f
W
O
L
V
r
e
v
e
n
e
h
w
C
C
t
I
.
d
l
o
h
s
e
r
h
t
t
e
s
e
r
e
h
t
w
o
l
e
b
s
i
V
r
e
t
f
a
s
m
0
0
2
r
o
f
W
O
L
s
n
i
a
m
e
r
c
c
e
h
t
e
v
o
b
a
s
e
s
i
r
.
H
G
I
H
o
t
W
O
L
m
o
r
f
s
e
o
g
R
M
r
o
d
l
o
h
s
e
r
h
t
t
e
s
e
r
s
s
e
l
n
u
T
E
S
E
R
r
e
g
g
i
r
t
t
o
n
ll
i
w
t
u
o
e
m
i
t
g
o
d
h
c
t
a
w
A
.
R
M
o
t
d
e
t
c
e
n
n
o
c
s
i
O
D
W
-
-
7
1
7
1
O
D
W
n
e
h
w
W
O
L
s
ll
u
p
t
u
p
t
u
o
s
i
h
T
-
t
u
p
t
u
O
g
o
d
h
c
t
a
W
t
n
u
o
c
s
6
.
1
s
t
i
s
e
h
s
i
n
i
f
r
e
m
i
t
g
o
d
h
c
t
a
w
l
a
n
r
e
t
n
i
e
h
t
s
i
g
o
d
h
c
t
a
w
e
h
t
li
t
n
u
n
i
a
g
a
H
G
I
H
o
g
t
o
n
s
e
o
d
d
n
a
e
n
il
-
w
o
l
g
n
i
r
u
d
W
O
L
s
e
o
g
o
s
l
a
O
D
W
.
d
e
r
a
e
l
c
V
r
e
v
e
n
e
h
W
.
s
n
o
i
t
i
d
n
o
c
C
C
t
e
s
e
r
e
h
t
w
o
l
e
b
s
i
e
k
il
n
u
,
r
e
v
e
w
o
H
.
W
O
L
s
y
a
t
s
O
D
W
,
d
l
o
h
s
e
r
h
t
e
s
l
u
p
m
u
m
i
n
i
m
a
e
v
a
h
t
o
n
s
e
o
d
O
D
W
,
T
E
S
E
R
V
s
a
n
o
o
s
s
A
.
h
t
d
i
w
C
C
t
e
s
e
r
e
h
t
e
v
o
b
a
s
i
.
y
a
l
e
d
o
n
h
t
i
w
H
G
I
H
s
e
o
g
O
D
W
,
d
l
o
h
s
e
r
h
t
8
2
8
2
-
-
T
E
S
E
R
e
h
t
s
i
t
u
p
t
u
o
s
i
h
T
-
t
u
p
t
u
O
T
E
S
E
R
H
G
I
H
-
e
v
i
t
c
A
s
i
T
E
S
E
R
r
e
v
e
n
e
h
W
.
T
E
S
E
R
f
o
t
n
e
m
e
l
p
m
o
c
e
h
t
e
t
o
N
.
a
s
r
e
v
e
c
i
v
d
n
a
,
W
O
L
s
i
T
E
S
E
R
,
H
G
I
H
T
/
S
/
R
8
0
7
P
S
.
y
l
n
o
t
u
p
t
u
o
t
e
s
e
r
a
s
a
h
7
1
-
-
8
2
Table 1. Device Pin Description