Description
The ICX207AKB is an interline CCD solid-state
image sensor suitable for PAL color video cameras.
Compared with the current product ICX087AKB,
sensitivity and saturation signal are improved
drastically through the adoption of Super HAD CCD
technology. Ye, Cy, Mg, and G complementary color
mosaic filters are used.
This chip features a field period readout system and
an electronic shutter with variable charge-storage time.
Also, this outline is miniaturized by using original
package.
Features
Maximum package dimensions:
8mm
High sensitivity (+6dB compared with ICX087AKB)
High saturation signal
(+2.2dB compared with ICX087AKB)
Horizontal register:
3.3 to 5.0V drive
Reset gate:
3.3 to 5.0V drive
No voltage adjustment
(Reset gate and substrate bias are not adjusted.)
Low smear and low dark current
Excellent antiblooming characteristics
Continuous variable-speed shutter
Recommended range of exit pupil distance: 20 to 100mm
Ye, Cy, Mg, and G complementary color mosaic filters on chip
Device Structure
Interline CCD image sensor
Image size:
Diagonal 4.5mm (Type 1/4)
Number of effective pixels:
500 (H)
582 (V) approx. 290K pixels
Total number of pixels:
537 (H)
597 (V) approx. 320K pixels
Chip size:
4.47mm (H)
3.80mm (V)
Unit cell size:
7.3m (H)
4.7m (V)
Optical black:
Horizontal (H) direction: Front 7 pixels, rear 30 pixels
Vertical (V) direction:
Front 14 pixels, rear 1 pixel
Number of dummy bits:
Horizontal 16
Vertical 1 (even fields only)
Substrate material:
Silicon
1
ICX207AKB
E97Z31B99
Diagonal 4.5mm (Type 1/4) CCD Image Sensor for PAL Color Video Cameras
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
Optical black position
(Top View)
13 pin PCA (Ceramic)
Pin 1
V
7
30
1
14
Pin 8
H
Super HAD CCD is a registered trademark of Sony Corporation. Super HAD CCD is a CCD that drastically improves sensitivity by introducing
newly developed semiconductor technology by Sony Corporation into Sony's high-performance HAD (Hole-Accumulation Diode) sensor.
2
ICX207AKB
5
6
7
Note)
Note) : Photo sensor
V
O
U
T
G
N
D
V
1
V
2
V
3
V
4
V
D
D
S
U
B
V
L
R
G
H
1
H
2
Horizontal Register
2
3
4
N
C
Cy
Cy
Mg
G
Cy
Mg
Ye
Ye
G
Mg
Ye
G
Cy
Cy
Mg
G
Cy
Mg
Ye
Ye
G
Mg
Ye
G
8
1
V
e
r
t
i
c
a
l
R
e
g
i
s
t
e
r
9
10
11
13
12
Block Diagram and Pin Configuration (Top View)
Absolute Maximum Ratings
1
+24V (Max.) when clock width < 10s, clock duty factor < 0.1%.
Against
SUB
Against GND
Against V
L
Between input clock
pins
Storage temperature
Operating temperature
40 to +8
50 to +15
50 to +0.3
40 to +0.3
0.3 to +18
10 to +18
10 to +6
0.3 to +28
0.3 to +15
to +15
5 to +5
13 to +13
30 to +80
10 to +60
V
V
V
V
V
V
V
V
V
V
V
V
C
C
V
DD
, V
OUT
, RG
SUB
V
1
, V
3
SUB
V
2
, V
4
, V
L
SUB
H
1
, H
2
, GND
SUB
V
DD
, V
OUT
, RG GND
V
1
, V
2
, V
3
, V
4
GND
H
1
, H
2
GND
V
1
, V
3
V
L
V
2
, V
4
, H
1
, H
2
, GND V
L
Voltage difference between vertical clock input pins
H
1
H
2
H
1
, H
2
V
4
Item
Ratings
Unit
Remarks
1
Pin No.
1
2
3
4
5
6
7
V
4
V
3
V
2
V
1
NC
GND
V
OUT
Vertical register transfer clock
Vertical register transfer clock
Vertical register transfer clock
Vertical register transfer clock
GND
Signal output
8
9
10
11
12
13
V
DD
SUB
V
L
RG
H
1
H
2
Supply voltage
Substrate clock
Protective transistor bias
Reset gate clock
Horizontal register transfer clock
Horizontal register transfer clock
Symbol
Description
Pin No.
Symbol
Description
Pin Description
2
3
4
5
6
7
8
9
10
11
12
13
1
H
1
RG
V
L
SUB
V
DD
GND
NC
H
2
V
4
V
1
V
2
V
3
V
OUT
3
ICX207AKB
Clock Voltage Conditions
Item
Readout clock voltage
V
VT
V
VH1
, V
VH2
V
VH3
, V
VH4
V
VL1
, V
VL2
,
V
VL3
, V
VL4
V
V
V
VH3
V
VH
V
VH4
V
VH
V
VHH
V
VHL
V
VLH
V
VLL
V
H
V
HL
V
RG
V
RGLH
V
RGLL
V
RGL
V
RGLm
V
SUB
14.55
0.05
0.2
8.0
6.3
0.25
0.25
3.0
0.05
3.0
21.0
15.0
0
0
7.0
7.0
3.3
0
3.3
22.0
15.45
0.05
0.05
6.5
8.05
0.1
0.1
0.3
0.3
0.3
0.3
5.25
0.05
5.5
0.4
0.5
23.5
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
1
2
2
2
2
2
2
2
2
2
2
3
3
4
4
4
5
V
VH
= (V
VH1
+ V
VH2
)/2
V
VL
= (V
VL3
+ V
VL4
)/2
V
V
= V
VH
n V
VL
n (n = 1 to 4)
High-level coupling
High-level coupling
Low-level coupling
Low-level coupling
Input through 0.1F
capacitance
Low-level coupling
Low-level coupling
Horizontal transfer
clock voltage
Reset gate clock
voltage
Substrate clock voltage
Vertical transfer clock
voltage
Symbol
Min.
Typ.
Max.
Unit
Waveform
diagram
Remarks
Bias Conditions
Item
Supply voltage
Protective transistor bias
Substrate clock
Reset gate clock
V
DD
V
L
SUB
RG
14.55
15.0
1
2
2
15.45
V
Symbol
Min.
Typ.
Max.
Unit
Remarks
DC Characteristics
Item
Supply current
I
DD
3
5
mA
Symbol
Min.
Typ.
Max.
Unit
Remarks
1
V
L
setting is the V
VL
voltage of the vertical transfer clock waveform, or the same power supply as the V
L
power supply for the V driver should be used.
2
Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated
within the CCD.
4
ICX207AKB
V
1
C
V12
V
2
V
4
V
3
C
V34
C
V23
C
V41
C
V13
C
V24
C
V1
C
V2
C
V4
C
V3
R
GND
R
4
R
1
R
3
R
2
Vertical transfer clock equivalent circuit
Horizontal transfer clock equivalent circuit
R
RG
RG
C
RG
Reset gate clock equivalent circuit
R
H
R
H
H
2
H
1
C
H1
C
HH
C
H2
Item
Capacitance between vertical transfer
clock and GND
C
V1
, C
V3
C
V2
, C
V4
C
V12
, C
V34
C
V23
, C
V41
C
V13
C
V24
C
H1
, C
H2
C
HH
C
RG
C
SUB
R
1
, R
2
, R
3
, R
4
R
GND
R
H
R
RG
390
220
330
270
82
75
33
33
5
100
100
15
15
39
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
Capacitance between vertical transfer
clocks
Capacitance between horizontal
transfer clock and GND
Capacitance between horizontal
transfer clocks
Capacitance between reset gate clock
and GND
Capacitance between substrate clock
and GND
Vertical transfer clock series resistor
Vertical transfer clock ground resistor
Horizontal transfer clock series resistor
Reset gate clock series resistor
Symbol
Min.
Typ.
Max.
Unit
Remarks
Clock Equivalent Circuit Constant
PDF 
ZIP