1/12
September 2002
s
MEDIUM SPEED OPERATION : 8MHz (Typ.)
at C
L
= 50pF and V
DD
- V
SS
= 10V
s
MULTI-PACKAGE PARALLEL CLOCKING
FOR SYNCHRONOUS HIGH SPEED
OUTPUT RESPONSE OR RIPPLE
CLOCKING FOR SLOW CLOCK INPUT RISE
AND FALL TIMES
s
"PRESET ENABLE" AND INDIVIDUAL "JAM"
INPUTS PROVIDED
s
BINARY OR DECADE UP/DOWN
COUNTING
s
BCD OUTPUTS IN DECADE MODE
s
QUIESCENT CURRENT SPECIF. UP TO 20V
s
STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
s
INPUT LEAKAGE CURRENT
I
I
= 100nA (MAX) AT V
DD
= 18V T
A
= 25C
s
100% TESTED FOR QUIESCENT CURRENT
s
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B "STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
HCF4029B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
HCF4029B consists of a four stage binary or
BCD-decade up/down counter with provisions for
look ahead carry in both counting modes. The
inputs consist of a single CLOCK, CARRY IN
(CLOCK ENABLE), BINARY/DECADE, UP/
DOWN, PRESET ENABLE, and four individual
JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT
signal are provided as outputs. A high PRESET
ENABLE signal allows information on the JAM
INPUTS to preset the counter to any state
asynchronously with the clock. A low on each JAM
line, when the PRESET-ENABLE signal is high,
resets the counter to its zero count. The counter
advances one count at the positive transition of
the clock when the CARRY-IN and PRESET
ENABLE signals are low. Advancement is
inhibited when the CARRY-IN or PRESET
ENABLE signals are high. The CARRY-OUT
HCF4029B
PRESETTABLE UP/DOWN COUNTER
BINARY OR BCD DECADE
PIN CONNECTION
ORDER CODES
PACKAGE
TUBE
T & R
DIP
HCF4029BEY
SOP
HCF4029BM1
HCF4029M013TR
DIP
SOP
HCF4029B
2/12
signal is normally high and the counter reaches its
maximum count in the UP mode or the minimum
count in the DOWN mode provided the CARRY-IN
signal is low. The CARRY-IN signal in the low
state can thus be considered a CLOCK ENABLE.
The CARRY-IN terminal must be connected to
V
SS
when not in use. Binary counting is
accomplished when the BINARY/DECODE input
is high; the counter counts in the decade mode
when the BINARY/DECADE input is low. The
counter counts Up when to UP/DOWN INPUT is
high, and Down when the UP/DOWN INPUT is
low. Multiple packages can be connected in either
a parallel clocking or a ripple clocking
arrangement. Parallel clocking provides
synchronous control and, hence, a faster
response from all counting outputs. Ripple
clocking allows for longer clock input rise and fall
times.
IINPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
FUNCTIONAL DIAGRAM
PIN No
SYMBOL
NAME AND FUNCTION
15
CLOCK
Clock Input
5
CARRY IN
Carry In Input
9
BINARY/
DECADE
Binary / Decade Select
10
UP/DOWN
Up/Down Select
1
PRESET
ENABLE
Preset Enable Input
4, 12, 13, 3
JAM1 to JAM4 Jam Input Signals
6, 11, 14, 2
Q1 to Q4
Q Outputs
7
CARRY OUT
Carry Out Outputs
8
V
SS
Negative Supply Voltage
16
V
DD
Positive Supply Voltage
HCF4029B
5/12
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to V
SS
pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
DD
Supply Voltage
-0.5 to +22
V
V
I
DC Input Voltage
-0.5 to V
DD
+ 0.5
V
I
I
DC Input Current
10
mA
P
D
Power Dissipation per Package
200
mW
Power Dissipation per Output Transistor
100
mW
T
op
Operating Temperature
-55 to +125
C
T
stg
Storage Temperature
-65 to +150
C
Symbol
Parameter
Value
Unit
V
DD
Supply Voltage
3 to 20
V
V
I
Input Voltage
0 to V
DD
V
T
op
Operating Temperature
-55 to 125
C
PDF 
ZIP
