M54HC377
M74HC377
February 1993
OCTAL D TYPE FLIP FLOP
B1R
(Plastic Package)
ORDER CODES :
M54HC377F1R
M74HC377M1R
M74HC377B1R
M74HC377C1R
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
PIN CONNECTIONS (top view)
NC =
No Internal
Connection
DESCRIPTION
.
HIGH SPEED
f
MAX
= 73 MHz (TYP.) at V
CC
= 5 V
.
LOW POWER DISSIPATION
I
CC
= 4
A (MAX.) at 25
C
.
HIGH NOISE IMMUNITY
V
NIH
= V
NIL
= 28 % V
CC
(MIN.)
.
OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
.
SYMMETRICAL OUTPUT IMPEDANCE
|I
OH
| = I
OL
= 4 mA (MIN.)
.
BALANCED PROPAGATION DELAYS
t
PLH
= t
PHL
.
WIDE OPERATING VOLTAGE RANGE
V
CC
(OPR) = 2 V to 6 V
.
PIN AND FUNCTION COMPATIBLE WITH
54/74LS377
The M54/74HC377 is a high speed CMOS OCTAL-
D-TYPE FLIP FLOP fabricated in silicon gate
C
2
MOS technology. It has the same high speed per-
formance of LSTTL combined with true CMOS low
power consumption.
Information at the D inputs meeting the setup time
requirements is transferred to the Q outputs on the
positive-going edge of the clock pulse if the enable
input G is low. Clock triggering occurs at a particular
voltage level and is not directly related to the transi-
tion time of the positive-going pulse. When the clock
input is at either the high or low level, the D input sig-
nal has no effect at the output. All inputs are
equipped with protection circuits against static dis-
charge and transient excess voltage.
1/11
TRUTH TABLE
INPUTS
OUTPUT
G
CLOCK
DATA
Q
H
X
X
NO CHANGE
L
L
L
L
H
H
X
X
NO CHANGE
X: DON'T CARE
INPUT AND OUTPUT EQUIVALENT CIRCUIT
LOGIC DIAGRAM
M54/M74HC377
2/11
PIN DESCRIPTION
PIN No
SYMBOL
NAME AND FUNCTION
1
ENABLE G
Data Enable Input (Active
LOW)
2, 5, 6, 9,
12, 15, 16,
19
1Q to 8Q
Flip Flop Outputs
3, 4, 7, 8,
13, 14, 17,
18
1D to 8D
Data Inputs
11
CLOCK
Clock Input (LOW to
HIGH, Edge-triggered)
10
GND
Ground (0V)
20
V
CC
Positive Supply Voltage
IEC LOGIC SYMBOL
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
-0.5 to +7
V
V
I
DC Input Voltage
-0.5 to V
CC
+ 0.5
V
V
O
DC Output Voltage
-0.5 to V
CC
+ 0.5
V
I
IK
DC Input Diode Current
20
mA
I
OK
DC Output Diode Current
20
mA
I
O
DC Output Source Sink Current Per Output Pin
25
mA
I
CC
or I
GND
DC V
CC
or Ground Current
50
mA
P
D
Power Dissipation
500 (*)
mW
T
stg
Storage Temperature
-65 to +150
o
C
T
L
Lead Temperature (10 sec)
300
o
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.
(*) 500 mW:
65
o
C derate to 300 mW by 10mW/
o
C: 65
o
C to 85
o
C
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
2 to 6
V
V
I
Input Voltage
0 to V
CC
V
V
O
Output Voltage
0 to V
CC
V
T
op
Operating Temperature: M54HC Series
M74HC Series
-55 to +125
-40 to +85
o
C
o
C
t
r
, t
f
Input Rise and Fall Time
V
CC
= 2 V
0 to 1000
ns
V
CC
= 4.5 V
0 to 500
V
CC
= 6 V
0 to 400
M54/M74HC377
3/11
DC SPECIFICATIONS
Symbol
Parameter
Test Conditions
Value
Unit
V
CC
(V)
T
A
= 25
o
C
54HC and 74HC
-40 to 85
o
C
74HC
-55 to 125
o
C
54HC
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
V
IH
High Level Input
Voltage
2.0
1.5
1.5
1.5
V
4.5
3.15
3.15
3.15
6.0
4.2
4.2
4.2
V
IL
Low Level Input
Voltage
2.0
0.5
0.5
0.5
V
4.5
1.35
1.35
1.35
6.0
1.8
1.8
1.8
V
OH
High Level
Output Voltage
2.0
V
I
=
V
IH
or
V
IL
I
O
=-20
A
1.9
2.0
1.9
1.9
V
4.5
4.4
4.5
4.4
4.4
6.0
5.9
6.0
5.9
5.9
4.5
I
O
=-4.0 mA
4.18
4.31
4.13
4.10
6.0
I
O
=-5.2 mA
5.68
5.8
5.63
5.60
V
OL
Low Level Output
Voltage
2.0
V
I
=
V
IH
or
V
IL
I
O
= 20
A
0.0
0.1
0.1
0.1
V
4.5
0.0
0.1
0.1
0.1
6.0
0.0
0.1
0.1
0.1
4.5
I
O
= 4.0 mA
0.17
0.26
0.33
0.40
6.0
I
O
= 5.2 mA
0.18
0.26
0.33
0.40
I
I
Input Leakage
Current
6.0
V
I
= V
CC
or GND
0.1
1
1
A
I
CC
Quiescent Supply
Current
6.0
V
I
= V
CC
or GND
4
40
80
A
M54/M74HC377
4/11
AC ELECTRICAL CHARACTERISTICS (C
L
= 50 pF, Input t
r
= t
f
= 6 ns)
Symbol
Parameter
Test Conditions
Value
Unit
V
CC
(V)
T
A
= 25
o
C
54HC and 74HC
-40 to 85
o
C
74HC
-55 to 125
o
C
54HC
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
t
TLH
t
THL
Output Transition
Time
2.0
30
75
95
110
ns
4.5
8
15
19
22
6.0
7
13
16
19
t
PLH
t
PHL
Propagation
Delay Time
(CLOCK - Q)
2.0
57
140
175
210
ns
4.5
17
28
35
42
6.0
13
24
30
36
f
MAX
Maximum Clock
Frequency
2.0
7.2
14
5.8
4.8
MHz
4.5
36
56
29
24
6.0
42
66
34
28
t
W(H)
t
W(L)
Minimum Pulse
Width
(CLOCK)
2.0
24
75
95
115
ns
4.5
6
15
19
23
6.0
5
13
16
20
t
s
Minimum Set-up
Time
(D - CK)
2.0
24
75
95
115
ns
4.5
6
15
19
23
6.0
5
13
16
20
t
s
Minimum Set-up
Time
(G - CK)
2.0
30
75
95
115
ns
4.5
8
15
19
23
6.0
6
13
16
20
t
h
Minimum Hold
Time
2.0
0
0
0
ns
4.5
0
0
0
6.0
0
0
0
C
IN
Input Capacitance
5
10
10
10
pF
C
PD
(*)
Power Dissipation
Capacitance
34
pF
(*) C
PD
is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.
(Refer to Test Circuit). Average operting current can be obtained by the following equation. I
CC
(opr) = C
PD
V
CC
f
IN
+ I
CC
M54/M74HC377
5/11
PDF 
ZIP