M54/74HC40102
M54/74HC40103
March 1993
8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
B1R
(Plastic Package)
ORDER CODES :
M54HCXXXXXF1R
M74HCXXXXXM1R
M74HCXXXXXB1R
M74HCXXXXX C1R
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
PIN CONNECTIONS (top view)
NC =
No Internal
Connection
DESCRIPTION
.
HIGH SPEED
f
MAX
= 40 MHz (TYP.) at V
CC
= 5 V
.
LOW POWER DISSIPATION
I
CC
= 4
A (MAX.) at T
A
= 25
C
.
HIGH NOISE IMMUNITY
V
NIH
= V
NIL
= 28 % V
CC
(MIN.)
.
OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
.
SYMMETRICAL OUTPUT IMPEDANCE
|I
OH
| = I
OL
= 4 mA (MIN.)
.
BALANCED PROPAGATION DELAYS
t
PLH
= t
PHL
.
WIDE OPERATING VOLTAGE RANGE
V
CC
(OPR) = 2 V to 6 V
.
PIN AND FUNCTION COMPATIBLE WITH
40102B/40103B
The M54/74HC40102/40103 are high speed CMOS
8-STAGE
PRESETTABLE
SYNCHRONOUS
DOWN COUNTERS fabricated with silicon gate
C
2
MOS technology. They achieve the high speed
operation similar to equivalent LSTTL while main-
taining the CMOS low power dissipation.
The HC40102, and HC40103 consist of an 8-stage
synchronous down counter with a single output
which is active when the internal count is zero. The
HC40102 is configured as two cascaded 4-bit BCD
counters, and the HC40103 contains a single 8-bit
binary counter. Each type has control inputs for en-
abling or disabling the clock, for clearing the counter
to its maximum count, and for presetting the counter
either synchronously or asynchronously. All control
inputs and the CARRY-OUT/ZERO-DETECT out-
put are active-low logic. In normal operation, the
counter is decremented by one count on each posi-
tive transition of the CLOCK. Counting is inhibited
when the CARRY-IN/COUNTER ENABLE (CI/CE)
input is high. The CARRY-OUT/ZERO-DETECT
(CO/ZD) output goes low when the count reaches
zero if the CI/CE input is low, and remains low for
one full clock period. When the SYNCHRONOUS
PRESET-ENABLE (SPE) input is low, data at the J
input is clocked into the counter on the next positive
clock transition regardless of the state of the CI/CE
input.
1/14
When the ASYNCHRONOUS PRESET-ENABLE
(APE) input is low, data at the J inputs is asynchron-
ously forced into the counter regardless of the state
of the SPE, CI/CE, or CLOCK inputs. J Inputs J0-J7
represent two 4-bit BCD words for the HC40102 and
a single 8-bit binary word for the HC40103. When
the CLEAR (CLR input is low, the counter is asyn-
chronously cleared to its maximum count (99
10
for
the HC40102 and 255
10
for the HC40103 regard-
less of the state of any other input. The precedence
relationship between control input is indicated in the
truth table. If all control inputs are high at the time of
zero count, the counters will jump to the maximum
count, giving a counting sequence of 100 pr 256
clock pulses long. The HC40102 and HC40103 may
be cascaded using the CI/CE input and the CO/ZD
output, in either a synchronous or ripple mode. All
inputs are equipped with protection circuits against
static discharge and transient excess voltage.
DESCRIPTION (Continued)
TRUTH TABLE
CONTROL INPUTS
MODE
FUNCTIONAL DESCRIPTION
CLEAR
APE
SPE
CI/CE
H
H
H
H
COUNT INHIBIT
EVEN IF CLOCK IS GIVEN, NO COUNT IS
MADE
H
H
H
L
REGULAR COUNT
DOWN COUNT AT RISING EDGE OF CLOCK
H
H
L
X
SYNCHRONOUS PRESET
DATA OF PI TERMINAL IS PRESET AT
RISING EDGE OF CLOCK
H
L
X
X
ASYNCRONOUS PRESET
DATA PF PI TERMINAL IS
ASYNCHRONOUSLY PRESET TO CLOCK
L
X
X
X
CLEAR
COUNTER IS SET TO MAXIMUM COUNT
X: DON'T CARE - MAXIMUM COUNT: "99" FOR HC40102 AND "255": FOR HC40103
LOGIC DIAGRAM (HC40102)
M54/M74HC40102/40103
2/14
LOGIC DIAGRAM (HC40103)
TIMING CHART
M54/M74HC40102/40103
3/14
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
NAME AND FUNCTION
1
CLOCK
CLock Input (LOW to
HIGH edge triggered)
2
CLEAR
Asynchronous Master
Reset Input (Active LOW)
3
CI/CE
Terminal Enable Input
4, 5, 6, 7, 10,
11, 12, 13
J0 to J9
Jam Inputs
9
APE
Asynchronous Preset
Enable Input (Active LOW)
14
CO/ZD
Terminal Count Output
(Active LOW)
15
SPE
Synchronous Preset
Enable Input (Active LOW)
8
GND
Ground (0V)
16
V
CC
Positive Supply Voltage
IEC LOGIC SYMBOLS
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
-0.5 to +7
V
V
I
DC Input Voltage
-0.5 to V
CC
+ 0.5
V
V
O
DC Output Voltage
-0.5 to V
CC
+ 0.5
V
I
IK
DC Input Diode Current
20
mA
I
OK
DC Output Diode Current
20
mA
I
O
DC Output Source Sink Current Per Output Pin
25
mA
I
CC
or I
GND
DC V
CC
or Ground Current
50
mA
P
D
Power Dissipation
500 (*)
mW
T
stg
Storage Temperature
-65 to +150
o
C
T
L
Lead Temperature (10 sec)
300
o
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.
(*) 500 mW:
65
o
C derate to 300 mW by 10mW/
o
C: 65
o
C to 85
o
C
HC40102
HC40103
M54/M74HC40102/40103
4/14
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
2 to 6
V
V
I
Input Voltage
0 to V
CC
V
V
O
Output Voltage
0 to V
CC
V
T
op
Operating Temperature: M54HC Series
M74HC Series
-55 to +125
-40 to +85
o
C
o
C
t
r
, t
f
Input Rise and Fall Time
V
CC
= 2 V
0 to 1000
ns
V
CC
= 4.5 V
0 to 500
V
CC
= 6 V
0 to 400
DC SPECIFICATIONS
Symbol
Parameter
Test Conditions
Value
Unit
V
CC
(V)
T
A
= 25
o
C
54HC and 74HC
-40 to 85
o
C
74HC
-55 to 125
o
C
54HC
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
V
IH
High Level Input
Voltage
2.0
1.5
1.5
1.5
V
4.5
3.15
3.15
3.15
6.0
4.2
4.2
4.2
V
IL
Low Level Input
Voltage
2.0
0.5
0.5
0.5
V
4.5
1.35
1.35
1.35
6.0
1.8
1.8
1.8
V
OH
High Level
Output Voltage
2.0
V
I
=
V
IH
or
V
IL
I
O
=-20
A
1.9
2.0
1.9
1.9
V
4.5
4.4
4.5
4.4
4.4
6.0
5.9
6.0
5.9
5.9
4.5
I
O
=-4.0 mA
4.18
4.31
4.13
4.10
6.0
I
O
=-5.2 mA
5.68
5.8
5.63
5.60
V
OL
Low Level Output
Voltage
2.0
V
I
=
V
IH
or
V
IL
I
O
= 20
A
0.0
0.1
0.1
0.1
V
4.5
0.0
0.1
0.1
0.1
6.0
0.0
0.1
0.1
0.1
4.5
I
O
= 4.0 mA
0.17
0.26
0.33
0.40
6.0
I
O
= 5.2 mA
0.18
0.26
0.33
0.40
I
I
Input Leakage
Current
6.0
V
I
= V
CC
or GND
0.1
1
1
A
I
CC
Quiescent Supply
Current
6.0
V
I
= V
CC
or GND
4
40
80
A
M54/M74HC40102/40103
5/14
PDF 
ZIP