ChipFind - документация

Электронный компонент: M74HC4518RM13TR

Скачать:  PDF   ZIP
1/11
July 2001
s
HIGH SPEED :
f
MAX
= 60 MHz (TYP.) at V
CC
= 6V
s
LOW POWER DISSIPATION:
I
CC
=4
A(MAX.) at T
A
=25C
s
HIGH NOISE IMMUNITY:
V
NIH
= V
NIL
= 28 % V
CC
(MIN.)
s
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 4mA (MIN)
s
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
s
WIDE OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 6V
s
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 4518
DESCRIPTION
The M74HC4518 is an high speed CMOS DUAL
BINARY COUNTER fabricated with silicon gate
C
2
MOS technology.
It consist of two identical internally synchronous
4-stage counters. The counter stages are D-TYPE
flip-flops having interchangeable CLOCK and
ENABLE inputs for incrementing on either the
positive-going or negative-going transition.
For single-unit operation the ENABLE input is
maintained "high" and the counter advances on
each positive-going transition of the CLOCK. The
counters are cleared by high levels on their clear
lines.
The counter can be cascaded in the ripple mode
by connecting Q4 to the enable input of the
subsequent counter while the clock input of the
latter is held permanently low.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
M74HC4518
DUAL DECADE COUNTER
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
TUBE
T & R
DIP
M74HC4518B1R
SOP
M74HC4518M1R
M74HC4518RM13TR
TSSOP
M74HC4518TTR
TSSOP
DIP
SOP
M74HC4518
2/11
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
TRUTH TABLE
X : Don't Care
Z : High Impedance
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
PIN No
SYMBOL
NAME AND FUNCTION
1, 9
1CLOCK,
2CLOCK
Clock Inputs (LOW to
HIGH, Edge-Triggered)
2, 10
1ENABLE,
2ENABLE
Clock Enable Inputs
3, 4, 5, 6
1Q0 to 1Q3
Data Outputs
7, 15
1CLEAR,
2CLEAR
Asynchronous Reset
Inputs (Active LOW)
11, 12, 13,
14
2Q0 tO 2Q3 Data Outputs
8
GND
Ground (0V)
16
Vcc
Positive Supply Voltage
INPUTS
FUNCTION
CLOCK
ENABLE
CLEAR
H
L
INCREMENT COUNTER
L
L
INCREMENT COUNTER
X
L
NO CHANGE
X
L
NO CHANGE
L
L
NO CHANGE
H
L
NO CHANGE
X
X
H
Q0 THRU Q3=L
M74HC4518
3/11
TIMING CHART
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65
C; derate to 300mW by 10mW/
C from 65
C to 85
C
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
-0.5 to +7
V
V
I
DC Input Voltage
-0.5 to V
CC
+ 0.5
V
V
O
DC Output Voltage
-0.5 to V
CC
+ 0.5
V
I
IK
DC Input Diode Current
20
mA
I
OK
DC Output Diode Current
20
mA
I
O
DC Output Current
25
mA
I
CC
or I
GND
DC V
CC
or Ground Current
50
mA
P
D
Power Dissipation
500(*)
mW
T
stg
Storage Temperature
-65 to +150
C
T
L
Lead Temperature (10 sec)
300
C
M74HC4518
4/11
RECOMMENDED OPERATING CONDITIONS
DC SPECIFICATIONS
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
2 to 6
V
V
I
Input Voltage
0 to V
CC
V
V
O
Output Voltage
0 to V
CC
V
T
op
Operating Temperature
-55 to 125
C
t
r
, t
f
Input Rise and Fall Time
V
CC
= 2.0V
0 to 1000
ns
V
CC
= 4.5V
0 to 500
ns
V
CC
= 6.0V
0 to 400
ns
Symbol
Parameter
Test Condition
Value
Unit
V
CC
(V)
T
A
= 25C
-40 to 85C
-55 to 125C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
V
IH
High Level Input
Voltage
2.0
1.5
1.5
1.5
V
4.5
3.15
3.15
3.15
6.0
4.2
4.2
4.2
V
IL
Low Level Input
Voltage
2.0
0.5
0.5
0.5
V
4.5
1.35
1.35
1.35
6.0
1.8
1.8
1.8
V
OH
High Level Output
Voltage
2.0
I
O
=-20
A
1.9
2.0
1.9
1.9
V
4.5
I
O
=-20
A
4.4
4.5
4.4
4.4
6.0
I
O
=-20
A
5.9
6.0
5.9
5.9
4.5
I
O
=-4.0 mA
4.18
4.31
4.13
4.10
6.0
I
O
=-5.2 mA
5.68
5.8
5.63
5.60
V
OL
Low Level Output
Voltage
2.0
I
O
=20
A
0.0
0.1
0.1
0.1
V
4.5
I
O
=20
A
0.0
0.1
0.1
0.1
6.0
I
O
=20
A
0.0
0.1
0.1
0.1
4.5
I
O
=4.0 mA
0.17
0.26
0.37
0.40
6.0
I
O
=5.2 mA
0.18
0.26
0.37
0.40
I
I
Input Leakage
Current
6.0
V
I
= V
CC
or GND
0.1
1
1
A
I
CC
Quiescent Supply
Current
6.0
V
I
= V
CC
or GND
4
40
80
A
M74HC4518
5/11
AC ELECTRICAL CHARACTERISTICS (C
L
= 50 pF, Input t
r
= t
f
= 6ns)
CAPACITIVE CHARACTERISTICS
1) C
PD
is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
CC(opr)
= C
PD
x V
CC
x f
IN
+ I
CC
/2 (per
Counter)
Symbol
Parameter
Test Condition
Value
Unit
V
CC
(V)
T
A
= 25C
-40 to 85C
-55 to 125C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
t
TLH
t
THL
Output Transition
Time
2.0
30
75
95
110
ns
4.5
8
15
19
22
6.0
7
13
16
19
t
PLH
t
PHL
Propagation Delay
Time
(CK, ENABLE - Qn)
2.0
72
160
200
240
ns
4.5
22
32
40
48
6.0
18
27
34
41
t
PHL
Propagation Delay
Time
(CLR - Qn)
2.0
65
150
190
225
ns
4.5
20
30
38
45
6.0
16
26
33
38
f
MAX
Maximum Clock
Frequency
2.0
6
23
4.8
4
MHz
4.5
30
51
24
20
6.0
35
60
28
24
t
W(H)
t
W(L)
Minimum Pulse
Width
(CLOCK ,ENABLE)
2.0
25
75
95
110
ns
4.5
6
15
19
22
6.0
5
13
16
19
t
W(L)
Minimum Pulse
Width
(CLEAR)
2.0
20
75
95
110
ns
4.5
5
15
19
22
6.0
4
13
16
19
t
REM
Minimum Removal
Time
(CLEAR)
2.0
21
50
60
75
ns
4.5
3
10
12
15
6.0
3
9
11
13
Symbol
Parameter
Test Condition
Value
Unit
V
CC
(V)
T
A
= 25C
-40 to 85C
-55 to 125C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
C
IN
Input Capacitance
5
10
10
10
pF
C
PD
Power Dissipation
Capacitance (note
1)
38
pF