1/10
July 2001
s
HIGH SPEED:
t
PD
= 14ns (TYP.) at V
CC
= 6V
s
LOW POWER DISSIPATION:
I
CC
= 4
A(MAX.) at T
A
=25C
s
HIGH NOISE IMMUNITY:
V
NIH
= V
NIL
= 28 % V
CC
(MIN.)
s
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 4mA (MIN)
s
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
s
WIDE OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 6V
s
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 4543
DESCRIPTION
The M74HC4543 is an high speed CMOS
BCD-TO-7 SEGMENT DECODER WITH LCD
DRIVER fabricated with silicon gate C
2
MOS
technology.
This device consists of BCD-TO-7 segment
decoder with a BCD input latch and a 7-segment
driver for a liquid crystal display (LCD). When any
illegal BCD input signal is applied or input BI is
held high, the display is blanked. When driving
LCDs, a common square wave signal should be
applied not only to the PH input of this device but
also to the electrically common backplane of the
display. For other types of readouts, such as
light-emitting diode (LED), some additional
drivers, such as a transistor array is required. All
inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
M74HC4543
BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
TUBE
T & R
DIP
M74HC4543B1R
SOP
M74HC4543M1R
M74HC4543RM13TR
TSSOP
M74HC4543TTR
TSSOP
DIP
SOP
M74HC4543
2/10
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
TRUTH TABLE
X : Don't Care
: Same as above combinations
### : Depends upon the BCD code previously applied when LD ='H'
PIN No
SYMBOL
NAME AND FUNCTION
1
LD
Latch Disable Input
(Active HIGH)
5, 3, 2, 4
A to D
Address (Data) Inputs
6
PH
Phase Input (Active
HIGH)
7
BI
Blanking Input (Active
HIGH)
9, 10, 11, 12,
13, 15, 14
a to g
Segment Outputs
8
GND
Ground (0V)
16
V
CC
Positive Supply Voltage
INPUT
OUTPUT
DISPLAY MODE
LD
BI
PH
D
C
B
A
a
b
c
d
e
f
g
X
H
L
X
X
X
X
L
L
L
L
L
L
L
BLANK
H
L
L
L
L
L
L
H
H
H
H
H
H
L
0
H
L
L
L
L
L
H
L
H
H
L
L
L
L
1
H
L
L
L
L
H
L
H
H
L
H
H
L
H
2
H
L
L
L
L
H
H
H
H
H
H
L
L
H
3
H
L
L
L
H
L
L
L
H
H
L
L
H
H
4
H
L
L
L
H
L
H
H
L
H
H
L
H
H
5
H
L
L
L
H
H
L
H
L
H
H
H
H
H
6
H
L
L
L
H
H
H
H
H
H
L
L
L
L
7
H
L
L
H
L
L
L
H
H
H
H
H
H
H
8
H
L
L
H
L
L
H
H
H
H
H
L
H
H
9
H
L
L
H
L
H
X
L
L
L
L
L
L
L
BLANK
H
L
L
H
H
X
X
L
L
L
L
L
L
L
BLANK
L
L
L
X
X
X
X
#####
#####
H
INVERSE OF ABOVE OUTPUT LEVEL
DISPLAY AS
ABOVE
M74HC4543
3/10
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
DISPLAY MODE
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65
C; derate to 300mW by 10mW/
C from 65
C to 85
C
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
-0.5 to +7
V
V
I
DC Input Voltage
-0.5 to V
CC
+ 0.5
V
V
O
DC Output Voltage
-0.5 to V
CC
+ 0.5
V
I
IK
DC Input Diode Current
20
mA
I
OK
DC Output Diode Current
20
mA
I
O
DC Output Current
25
mA
I
CC
or I
GND
DC V
CC
or Ground Current
50
mA
P
D
Power Dissipation
500(*)
mW
T
stg
Storage Temperature
-65 to +150
C
T
L
Lead Temperature (10 sec)
300
C
M74HC4543
4/10
RECOMMENDED OPERATING CONDITIONS
DC SPECIFICATIONS
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
2 to 6
V
V
I
Input Voltage
0 to V
CC
V
V
O
Output Voltage
0 to V
CC
V
T
op
Operating Temperature
-55 to 125
C
t
r
, t
f
Input Rise and Fall Time
V
CC
= 2.0V
0 to 1000
ns
V
CC
= 4.5V
0 to 500
ns
V
CC
= 6.0V
0 to 400
ns
Symbol
Parameter
Test Condition
Value
Unit
V
CC
(V)
T
A
= 25C
-40 to 85C
-55 to 125C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
V
IH
High Level Input
Voltage
2.0
1.5
1.5
1.5
V
4.5
3.15
3.15
3.15
6.0
4.2
4.2
4.2
V
IL
Low Level Input
Voltage
2.0
0.5
0.5
0.5
V
4.5
1.35
1.35
1.35
6.0
1.8
1.8
1.8
V
OH
High Level Output
Voltage
2.0
I
O
=-20
A
1.9
2.0
1.9
1.9
V
4.5
I
O
=-20
A
4.4
4.5
4.4
4.4
6.0
I
O
=-20
A
5.9
6.0
5.9
5.9
4.5
I
O
=-4.0 mA
4.18
4.31
4.13
4.10
6.0
I
O
=-5.2 mA
5.68
5.8
5.63
5.60
V
OL
Low Level Output
Voltage
2.0
I
O
=20
A
0.0
0.1
0.1
0.1
V
4.5
I
O
=20
A
0.0
0.1
0.1
0.1
6.0
I
O
=20
A
0.0
0.1
0.1
0.1
4.5
I
O
=4.0 mA
0.17
0.26
0.37
0.40
6.0
I
O
=5.2 mA
0.18
0.26
0.37
0.40
I
I
Input Leakage
Current
6.0
V
I
= V
CC
or GND
0.1
1
1
A
I
CC
Quiescent Supply
Current
6.0
V
I
= V
CC
or GND
4
40
80
A
M74HC4543
5/10
AC ELECTRICAL CHARACTERISTICS (C
L
= 50 pF, Input t
r
= t
f
= 6ns)
CAPACITIVE CHARACTERISTICS
1) C
PD
is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
CC(opr)
= C
PD
x V
CC
x f
IN
+ I
CC
/2 (per
FLIP/FLOP)
Symbol
Parameter
Test Condition
Value
Unit
V
CC
(V)
T
A
= 25C
-40 to 85C
-55 to 125C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
t
TLH
t
THL
Output Transition
Time
2.0
30
75
95
110
ns
4.5
8
15
19
22
6.0
7
13
16
19
t
PLH
t
PHL
Propagation Delay
Time (BCD - OUT)
2.0
160
300
375
450
ns
4.5
40
60
75
90
6.0
30
51
64
76
t
PLH
t
PHL
Propagation Delay
Time (BI - OUT)
2.0
80
175
220
265
ns
4.5
23
35
44
53
6.0
17
30
37
45
t
PLH
t
PHL
Propagation Delay
Time (PH - OUT)
2.0
58
130
165
195
ns
4.5
17
26
33
39
6.0
14
22
28
33
t
PLH
t
PHL
Propagation Delay
Time (LD - OUT)
2.0
130
265
335
400
ns
4.5
35
53
66
80
6.0
16
45
56
68
t
W(H)
Minimum Pulse
Width (LD)
2.0
30
75
95
110
ns
4.5
8
15
29
22
6.0
7
13
26
19
t
s
Minimum Set Up
Time
2.0
15
75
95
110
ns
4.5
4
15
19
22
6.0
3
13
16
19
t
h
Minimum Hold
Time
2.0
0
0
0
ns
4.5
0
0
0
6.0
0
0
0
Symbol
Parameter
Test Condition
Value
Unit
V
CC
(V)
T
A
= 25C
-40 to 85C
-55 to 125C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
C
IN
Input Capacitance
5.0
5
10
10
10
pF
C
PD
Power Dissipation
Capacitance (note
1)
5.0
115
pF
PDF 
ZIP