ChipFind - документация

Электронный компонент: STD4N20-1

Скачать:  PDF   ZIP
N-CHANNEL 200V - 1.2 OHM - 4A DPAK/IPAK MESH OVERLAY MOSFET
background image
1/9
February 2001
STD4N20
N-CHANNEL 200V - 1.2
- 4A DPAK/IPAK
MESH OVERLAYTM MOSFET
s
TYPICAL R
DS
(on) = 1.2
s
EXTREMELY HIGH dv/dt CAPABILITY
s
100% AVALANCHE TESTED
s
ADD SUFFIX "T4" FOR OREDERING IN TAPE &
REEL
DESCRIPTION
Using the latest high voltage MESH OVERLAYTM
process, STMicroelectronics has designed an ad-
vanced family of power MOSFETs with outstanding
performance. The new patented STrip layout cou-
pled with the Company's proprietary edge termina-
tion structure, makes it suitable in coverters for
lighting applications.
APPLICATIONS
s
HIGH CURRENT, HIGH SPEED SWITCHING
s
SWITH MODE POWER SUPPLIES (SMPS)
s
DC-DC CONVERTERS FOR TELECOM,
INDUSTRIAL, AND LIGHTING EQUIPMENT
ABSOLUTE MAXIMUM RATINGS
()Pulse width limited by safe operating area
TYPE
V
DSS
R
DS(on)
I
D
STD4N20
200 V
< 1.5
4 A
Symbol
Parameter
Value
Unit
V
DS
Drain-source Voltage (V
GS
= 0)
200
V
V
DGR
Drain-gate Voltage (R
GS
= 20 k
)
200
V
V
GS
Gate- source Voltage
20
V
I
D
Drain Current (continuous) at T
C
= 25C
4
A
I
D
Drain Current (continuous) at T
C
= 100C
2.5
A
I
DM
(
l
)
Drain Current (pulsed)
16
A
P
TOT
Total Dissipation at T
C
= 25C
40
W
Derating Factor
0.32
W/C
dv/dt (1)
Peak Diode Recovery voltage slope
5
V/ns
T
stg
Storage Temperature
65 to 150
C
T
j
Max. Operating Junction Temperature
150
C
(1)I
SD
4A, di/dt
300A/s, V
DD
V
(BR)DSS
, T
j
T
JMAX.
INTERNAL SCHEMATIC DIAGRAM
1
3
TO-252
DPAK
3
2
1
IPAK
TO-251
background image
STD4N20
2/9
THERMAL DATA
AVALANCHE CHARACTERISTICS
ELECTRICAL CHARACTERISTICS (T
CASE
= 25 C UNLESS OTHERWISE SPECIFIED)
OFF
ON
(1)
DYNAMIC
Rthj-case
Thermal Resistance Junction-case Max
3.12
C/W
Rthj-amb
Thermal Resistance Junction-ambient Max
100
C/W
Rthc-sink
Thermal Resistance Case-sink Typ
1.5
C/W
T
l
Maximum Lead Temperature For Soldering Purpose
275
C
Symbol
Parameter
Max Value
Unit
I
AR
Avalanche Current, Repetitive or Not-Repetitive
(pulse width limited by T
j
max)
4
A
E
AS
Single Pulse Avalanche Energy
(starting T
j
= 25 C, I
D
= I
AR
, V
DD
= 50 V)
76
mJ
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
(BR)DSS
Drain-source
Breakdown Voltage
I
D
= 250 A, V
GS
= 0
200
V
I
DSS
Zero Gate Voltage
Drain Current (V
GS
= 0)
V
DS
= Max Rating
1
A
V
DS
= Max Rating, T
C
= 125 C
10
A
I
GSS
Gate-body Leakage
Current (V
DS
= 0)
V
GS
= 20V
100
nA
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
GS(th)
Gate Threshold Voltage
V
DS
= V
GS
, I
D
= 250A
2
3
4
V
R
DS(on)
Static Drain-source On
Resistance
V
GS
= 10V, I
D
= 2 A
1.2
1.5
I
D(on)
On State Drain Current
V
DS
> I
D(on)
x R
DS(on)max,
V
GS
= 10V
4
A
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
g
fs
(1)
Forward Transconductance
V
DS
> I
D(on)
x R
DS(on)max,
I
D
= 2A
2.7
S
C
iss
Input Capacitance
V
DS
= 25V, f = 1 MHz, V
GS
= 0
206
pF
C
oss
Output Capacitance
40
pF
C
rss
Reverse Transfer
Capacitance
16
pF
background image
3/9
STD4N20
Thermal Impedance
ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON
SWITCHING OFF
SOURCE DRAIN DIODE
Note: 1. Pulsed: Pulse duration = 300 s, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
t
d(on)
Turn-on Delay Time
V
DD
= 100 V, I
D
= 2 A
R
G
= 4.7
V
GS
= 10 V
(see test circuit, Figure 3)
9
ns
t
r
Rise Time
10
ns
Q
g
Total Gate Charge
V
DD
= 160V, I
D
= 4 A,
V
GS
= 10V
11.2
15.7
nC
Q
gs
Gate-Source Charge
2.8
nC
Q
gd
Gate-Drain Charge
4
nC
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
t
d(Voff)
t
f
Turn-off- Delay Time
Fall Time
V
DD
= 100V, I
D
= 2 A,
R
G
= 4.7
,
V
GS
= 10V
(see test circuit, Figure 3)
26
8
ns
ns
t
r(Voff)
t
f
t
c
Off-voltage Rise Time
Fall Time
Cross-over Time
V
clamp
= 160V, I
D
= 4 A,
R
G
= 4.7
,
V
GS
= 10V
(see test circuit, Figure 5)
11
6
9
ns
ns
ns
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
I
SD
Source-drain Current
4
A
I
SDM
(2)
Source-drain Current (pulsed)
16
A
V
SD
(1)
Forward On Voltage
I
SD
= 4 A, V
GS
= 0
1.5
V
t
rr
Reverse Recovery Time
I
SD
= 4 A, di/dt = 100A/s
V
DD
= 30V, T
j
= 150C
(see test circuit, Figure 5)
124
ns
Q
rr
Reverse Recovery Charge
446
nC
I
RRM
Reverse Recovery Current
7.2
A
Safe Operating Area
background image
STD4N20
4/9
Tranconductance
Output Characteristics
Gate Charge vs Gate-source Voltage
Capacitance Variations
Tranfer Characteristics
Static Drain-Source On Resistance
background image
5/9
STD4N20
Normalized On Resistance vs Temperature
Normalized Gate Thereshold Voltage vs Temp.
Source-drain Diode Forward Characteristics