ChipFind - документация

Электронный компонент: STLVDS32BTR

Скачать:  PDF   ZIP
1/13
May 2003
s
MEETS OR EXCEEDS THE
REQUIREMENTS OF ANSI TIA/EIA-644
STANDARD
s
OPERATES WITH A SINGLE 3.3V SUPPLY
s
DESIGNED FOR SIGNALING RATE UP TO
400Mbps
s
DIFFERENTIAL INPUT THRESHOLDS
100mV MAX
s
TYPICAL PROPAGATION DELAY TIME OF
2.5ns
s
POWER DISSIPATION 60mW TYPICAL PER
RECEIVER AT 200MHz
s
LOW VOLATGE TTL (LVTTL) LOGIC
OUTPUT LEVELS
s
PIN COMPATIBLE WITH THE AM26LS32,
SN65LVD32
s
OPEN CIRCUIT FAIL SAFE
s
ESD PROTECTION:
7KV RECEIVER PINS
3KV ALL PINS VS GND
DESCRIPTION
The STLVDS32 is a differential line receiver that
implements the electrical characteristics of low
voltage
differential
signaling
(LVDS).
This
signaling technique lowers the output voltage
levels of 5V differential standard levels (such as
TIA/EIA-422B) to reduce the power, increase the
switching speeds and allow operations with a 3.3V
supply rail. This differential receiver provides a
valid logical output state with a 3.3V supply rail. It
also provides a valid logical output state with a
100mV differential input voltage within the input
common mode voltage range. The input common
mode voltage allows 1V of ground potential
difference between two LVDS nodes.
The intended application of this device and
signalling technique is both point-to-point and
multidrop
data
transmission
over
controlled
impedance
media
approximately
100
.
The
transmission media may be printed circuit board
traces, backplanes or cables. The ultimate rate
and distance of data transfer depend upon the
attenuation characteristics of the media and noise
coupling to the environment.
The STLVDS32 version is characterized for
operation from -40C to 85C.
ORDERING CODES
Type
Temperature
Range
Package
Comments
STLVDS32BD
-40 to 85 C
SO-16 (Tube)
50parts per tube / 20tube per box
STLVDS32BDR
-40 to 85 C
SO-16 (Tape & Reel)
2500 parts per reel
STLVDS32BTR
-40 to 85 C
TSSOP16 (Tape & Reel)
2500 parts per reel
STLVDS32
HIGH SPEED
DIFFERENTIAL LINE RECEIVERS
SOP
TSSOP
STLVDS32
2/13
PIN CONFIGURATION
PIN DESCRIPTION
LOGIC DIAGRAM AND LOGIC SYMBOL
PlN N
SYMBOL
NAME AND FUNCTION
2, 6, 10, 14
1A to 4A
Receiver Inputs
1, 7, 9, 15
1B to 4B
Negated Receiver Inputs
3, 5, 11, 13
1Y to 4Y
Receiver Outputs
4
G
Enable
12
G
Enable
8
GND
Ground
16
V
CC
Supply Voltage
STLVDS32
3/13
TRUTH TABLE
L = Low level, H = High Level, X = Don't care, Z = High Impedance,? = Indeterminate
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is
not implied.
Note 1: All voltages except differential I/O bus voltage, are with respect to the network ground terminal.
RECOMMENDED OPERATING CONDITIONS
DIFFERENTIAL INPUTS
ENABLES
OUTPUT
A, B
G
G
Y
V
ID
100mV
H
X
H
X
L
H
-100mV < V
ID
< 100mV
H
X
?
X
L
?
V
ID
-100mV
H
X
L
X
L
L
X
L
H
Z
OPEN
H
X
H
X
L
H
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage (Note 1)
-0.5 to 4.6
V
V
I
Input Voltage
-0.5 to (V
CC
+ 0.5)
V
V
I
Input Voltage (A or B inputs)
-0.5 to 4.6
V
ESD
Human Body Model
Pins Receivers
7
KV
All Pins vs GND
3
T
stg
Storage Temperature Range
-65 to +150
C
Symbol
Parameter
Min.
Typ.
Max.
Unit
V
CC
Supply Voltage
3.0
3.3
3.6
V
V
IH
HIGH Level Input Voltage (ENABLE)
2.0
V
V
IL
LOW Level Input Voltage (ENABLE)
0.8
V
|V
ID
|
Magnitude of Differential Input Voltage
0.1
0.6
V
V
IC
Common Mode Input Voltage
0.5|V
ID
|
2.4-0.5|V
ID
|
V
V
CC
- 0.8
T
A
Operating Temperature Range
-40
85
C
STLVDS32
4/13
ELECTRICAL CHARACTERISTICS (Over recommended operating conditions unless otherwise noted.
All typical values are at T
A
= 25C, and V
CC
= 3.3V)
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
ITH+
Positive Going Differential
Input Voltage Threshold
100
mV
V
ITH-
Negative Going Differential
Input Voltage Threshold
-100
mV
V
OH
High Level Output Voltage
I
OH
= -8mA
2.4
V
I
OH
= -4mA
2.8
V
OL
Low Level Output Voltage
I
OH
= 8mA
0.4
V
I
CC
Supply Current for
STLVDS32, STLVDS3486
Enabled, No Load
10
18
mA
Disabled
0.25
0.5
mA
I
CC
Supply Current for
STLVDS9637
No Load
4
10
mA
I
I
Input Current (A or B inputs) V
I
= 0V
-2
-10
-20
A
V
I
= 2.4V
-1.2
-3
I
I(OFF)
Power off Input Current (A
or B inputs)
V
CC
= 0
V
I
= 3.6V
10
20
A
I
IH
High Level Input Current
(EN, G, G or Inputs)
V
IH
= 2V
10
A
I
IL
Low Level Input Current
(EN, G, G or Inputs)
V
IL
= 0.8V
10
A
I
OZ
High Impedance Output
Current
V
O
= 0 or V
CC
10
A
STLVDS32
5/13
SWITCHING CHARACTERISTICS (Unless otherwise noted. Typical values are referred to T
A
= 25C
and V
CC
= 3.3V)
Note 1: t
sk(O)
is the maximum delay time difference between the propagation delay of one channel and that of the others on the same chip
with any event on the inputs.
Note 2: t
sk(P)
is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge
of the same channel.
Note 3: t
sk(PP)
is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same
V
CC
, and within 5C of each other within the operating temperature range.
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
t
PLH
Propagation Delay Time,
Low to High Output
C
L
= 10pF
Fig. 1
1.5
2.5
3.3
ns
t
PHL
Propagation Delay Time,
High to Low Output
1.5
2.5
3.3
ns
t
r
Differential Output Signal
Rise Time
0.4
ns
t
f
Differential Output Signal
Fall Time
0.4
ns
t
sk(O)
Channel to Channel Output
Skew (note1)
0.1
0.3
ns
t
sk(P)
Pulse Skew (|t
PHL
- t
PLH
|)
(note2)
0.2
0.4
ns
t
sk(PP)
Part to Part Skew (note3)
1
ns
t
PZH
Propagation Delay Time,
High Impedance to High
Level Output
Fig. 2
3
12
ns
t
PZL
Propagation Delay Time,
High Impedance to Low
Level Output
5
12
ns
t
PHZ
Propagation Delay Time,
High Level to High
Impedance Output
5
12
ns
t
PLZ
Propagation Delay Time,
Low Level to High
Impedance Output
5
12
ns