32-Channel High Voltage Amplifier Array
Features
32 independent high voltage amplifiers
Output voltage up to 250V
3V/s output slew rate
Fixed gain of 50V/V
High value internal feedback resistors
Very low operating current (typically 45A per channel)
Integrated silicon diode for temperature sensing
Application
MEMS (microelctromechanical systems) driver
Piezoelectric transducer driver
Optical crosspoint switches (using MEMS technology)
General Description
The Supertex HV254 is a 32-channel high voltage amplifier
array integrated circuit. It operates on a 275V high voltage
supply and two low voltage supplies: +5.0V and 5.0V. Each
channel has its own input and output. An integrated diode is
included to help monitor die temperature.
The input voltage can be from a DAC with a voltage range of 0V
to the low voltage supply, V+. The output of the HV254FG will
swing from 7V to 250V. It cannot swing to ground. With the
internal gain set at 50V/V, a minimum input signal of 140mV will
still maintain linearity. Input voltages below 140mV can be
applied without damage to the device. The amplifier, however,
will be saturated. Typical output load is equivalent to a 125Mohm
resistor in parallel with a 100pF capacitor. The outputs have a
guaranteed slew rate of at least 3V/s. The internal closed loop
gain is set at a nominal value of 34.0dB (50V/V).
The HV254 is designed to operate with minimal power con-
sumption while maintaining a guaranteed slew rate of 3V/s.
High value resistors are used for the gain setting to minimize
current on the feedback path.
Block Diagram
Demo Kit
Available
HV254
HV
OUT
0
HV
OUT
1
V
PP
49R
R
V-
V+
PGND
V+
49R
R
V-
HV
OUT
31
V
PP
49R
R
V-
V+
V
IN
1
V
IN
0
V
IN
31
V
PP
Anode
Cathode
-
+
-
+
-
+
A113004
2
HV254
A113004
Absolute Maximum Ratings*
V
PP
, High voltage supply
275V
V+, Low voltage positive supply
7.0V
V-, Low voltage negative supply
-7.0V
HV
OUT
, Output voltage
0V to 275V
V
IN
, Analog input signal
0V to 5.0V
Storage temperature range
-65C to 150C
Maximum junction temperature
150C
*
Absolute Maximum Ratings are those values beyond which damage to the
device may occur. Functional operation under these conditions is not
implied. Continuous operation of the device at the absolute rating level may
affect device reliability. All voltages are referenced to device ground.
e
c
i
v
e
D
e
g
a
t
l
o
V
t
u
p
t
u
O
m
u
m
i
x
a
M
s
n
o
i
t
p
O
e
g
a
k
c
a
P
P
F
Q
M
d
a
e
L
0
0
1
e
i
D
4
5
2
V
H
V
0
5
2
G
F
4
5
2
V
H
X
4
5
2
V
H
Ordering Information
Electrical Characteristics
(Over operating conditions unless otherwise noted.)
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
n
i
M
p
y
T
x
a
M
s
t
i
n
U
s
n
o
i
t
i
d
n
o
C
s
n
o
t
i
d
n
o
C
g
n
i
t
a
r
e
p
O
V
P
P
y
l
p
p
u
s
e
v
i
t
i
s
o
p
e
g
a
t
l
o
v
h
g
i
H
0
5
5
7
2
V
+
V
y
l
p
p
u
s
e
v
i
t
i
s
o
p
e
g
a
t
l
o
v
w
o
L
5
7
.
4
0
.
5
5
2
.
5
V
-
V
y
l
p
p
u
s
e
v
i
t
a
g
e
n
e
g
a
t
l
o
v
w
o
L
5
7
.
4
-
0
.
5
-
5
2
.
5
-
V
I
P
P
V
P
P
t
n
e
r
r
u
c
y
l
p
p
u
s
0
.
1
5
.
2
A
m
V
P
P
.
V
m
0
4
1
t
a
t
e
s
s
t
u
p
n
i
ll
A
,
V
5
7
2
=
5
4
y
ll
a
c
i
p
y
T
l
e
n
n
a
h
c
r
e
p
A
+
I
t
n
e
r
r
u
c
y
l
p
p
u
s
+
V
0
.
1
A
m
V
5
2
.
5
=
+
V
-
I
V
N
N
t
n
e
r
r
u
c
y
l
p
p
u
s
0
.
3
-
A
m
V
5
2
.
5
-
=
-
V
T
A
e
g
n
a
r
e
r
u
t
a
r
e
p
m
e
t
t
n
e
i
b
m
A
0
1
-
0
7
C
T
J
e
g
n
a
r
e
r
u
t
a
r
e
p
m
e
t
n
o
i
t
c
n
u
J
0
1
-
D
B
T
C
t
u
p
t
u
O
r
e
i
f
i
l
p
m
A
e
g
a
t
l
o
V
h
g
i
H
V
H
T
U
O
V
H
T
U
O
g
n
i
w
s
e
g
a
t
l
o
v
0
.
7
0
5
2
V
V
P
P
M
5
2
1
=
d
a
o
L
,
V
5
7
2
=
F
p
0
0
1
/
/
V
N
I
e
g
n
a
R
e
g
a
t
l
o
V
t
u
p
n
I
4
1
.
0
+
V
V
V
H
S
O
V
H
T
U
O
t
e
s
f
f
o
C
D
5
.
1
2
5
.
1
V
V
P
P
t
e
s
f
f
o
t
u
p
n
i
V
m
0
3
.
V
5
7
2
=
R
S
V
H
T
U
O
e
t
a
r
w
e
l
s
0
.
3
/
V
s
V
P
P
M
5
2
1
=
d
a
o
L
,
V
5
7
2
=
F
p
0
0
1
/
/
R
B
F
e
c
n
a
d
e
p
m
i
k
c
a
b
d
e
e
F
8
2
1
M
A
V
n
i
a
g
p
o
o
l
d
e
s
o
l
C
5
.
7
4
0
.
0
5
5
.
2
5
V
/
V
W
B
V
H
T
U
O
h
t
d
i
w
d
n
a
b
l
e
n
n
a
h
c
B
d
3
-
0
.
5
z
H
K
V
P
P
V
5
7
2
=
C
D
A
O
L
V
H
T
U
O
d
a
o
l
e
v
i
t
i
c
a
p
a
c
0
0
0
1
F
p
)
t
f
i
r
d
x
a
m
(
y
t
il
i
b
a
t
S
0
0
5
V
m
V
H
t
a
d
e
r
u
s
a
e
M
T
U
O
125
3
HV254
A113004
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
n
i
M
p
y
T
x
a
M
s
t
i
n
U
s
n
o
i
t
i
d
n
o
C
Diode
V
P
P
.
y
l
p
p
u
s
e
v
i
t
i
s
o
p
e
g
a
t
l
o
v
h
g
i
H
V+
y
l
p
p
u
s
e
v
i
t
i
s
o
p
e
g
a
t
l
o
v
w
o
l
g
o
l
a
n
A
V-
y
l
p
p
u
s
e
v
i
t
a
g
e
n
e
g
a
t
l
o
v
w
o
l
g
o
l
a
n
A
D
N
PG
d
n
u
o
r
g
e
c
i
v
e
D
e
d
o
n
A
e
i
d
r
o
t
i
n
o
m
o
t
d
e
s
u
e
b
n
a
c
t
a
h
t
e
d
o
i
d
n
o
c
il
i
s
e
g
a
t
l
o
v
w
o
l
a
f
o
e
d
i
s
e
d
o
n
A
.
e
r
u
t
a
r
e
p
m
e
t
e
d
o
h
t
a
C
e
i
d
r
o
t
i
n
o
m
o
t
d
e
s
u
e
b
n
a
c
t
a
h
t
e
d
o
i
d
n
o
c
il
i
s
e
g
a
t
l
o
v
w
o
l
a
f
o
e
d
i
s
e
d
o
h
t
a
C
.
e
r
u
t
a
r
e
p
m
e
t
V
N
I
V
o
t
0
N
I
1
3
.
s
t
u
p
n
i
r
e
i
f
il
p
m
A
V
H
T
U
O
V
H
o
t
0
T
U
O
1
3
. s
t
u
p
t
u
o
r
e
i
f
il
p
m
A
Acceptable Power Up Sequences
1) V
PP
2) V-
3) V+
4) Inputs & Anode
or
1) V-
2) V+
3) V
PP
4) Inputs & Anode
Acceptable Power Down Sequences
1) Inputs & Anode
2) V+
3) V-
4) V
PP
or
1) Inputs & Anode
2) V
PP
3) V+
4) V-
Power Up/Down Sequence
The device can be damaged due to improper power up / down
sequence. To prevent damage, please follow the acceptable
power up /down sequences and add two external diodes as shown
in the diagram below. The first diode is a high voltage diode
across Vpp and V+ where the anode of the diode is connected to
V+ and the cathode of the diode is connected to Vpp. Any low
current high voltage diode such as a 1N4004 will be adequate.
The second diode is a schottky diode across V- and DGnd where
the anode of the schottky diode is connected to V- and the cathode
is connected to DGnd. Any low current schottky diode such as a
1N5817 will be adequate.
V+
V
PP
1N4004
or similar
V-
PGND
1N5817
or similar
Pin Description
4
HV254
A113004
Pin Configuration
Pin Configuration
#
n
i
P
n
o
i
t
c
n
u
F
#
n
i
P
n
o
i
t
c
n
u
F
#
n
i
P
n
o
i
t
c
n
u
F
#
n
i
P
n
o
i
t
c
n
u
F
1
V
H
T
U
O
9
2
6
2
V
H
T
U
O
4
1
5
V
N
I
2
6
7
V
N
I
7
2
2
V
H
T
U
O
8
2
7
2
V
H
T
U
O
3
2
5
V
N
I
3
7
7
V
N
I
8
2
3
V
H
T
U
O
7
2
8
2
V
H
T
U
O
2
3
5
V
N
I
4
8
7
V
N
I
9
2
4
V
H
T
U
O
6
2
9
2
V
H
T
U
O
1
4
5
I
V
N
I
5
9
7
V
N
I
0
3
5
V
H
T
U
O
5
2
0
3
V
H
T
U
O
0
5
5
V
N
I
6
0
8
V
N
I
1
3
6
V
H
T
U
O
4
2
1
3
C
N
6
5
V
N
I
7
1
8
D
N
G
P
7
V
H
T
U
O
3
2
2
3
C
N
7
5
V
N
I
8
2
8
C
N
8
V
H
T
U
O
2
2
3
3
C
N
8
5
V
N
I
9
3
8
C
N
9
V
H
T
U
O
1
2
4
3
C
N
9
5
V
N
I
0
1
4
8
C
N
0
1
V
H
T
U
O
0
2
5
3
C
N
0
6
V
N
I
1
1
5
8
C
N
1
1
V
H
T
U
O
9
1
6
3
V
P
P
1
6
V
N
I
2
1
6
8
C
N
2
1
V
H
T
U
O
8
1
7
3
V
P
P
2
6
V
N
I
3
1
7
8
C
N
3
1
V
H
T
U
O
7
1
8
3
C
N
3
6
V
N
I
4
1
8
8
C
N
4
1
V
H
T
U
O
6
1
*
9
3
s
a
i
b
I
4
6
V
N
I
5
1
9
8
C
N
5
1
V
H
T
U
O
5
1
0
4
C
N
5
6
I
V
N
I
6
1
0
9
C
N
6
1
V
H
T
U
O
4
1
1
4
-
V
6
6
V
N
I
7
1
1
9
C
N
7
1
V
H
T
U
O
3
1
2
4
-
V
7
6
V
N
I
8
1
2
9
C
N
8
1
V
H
T
U
O
2
1
3
4
e
d
o
n
A
8
6
V
N
I
9
1
3
9
C
N
9
1
V
H
T
U
O
1
1
4
4
e
d
o
h
t
a
C
9
6
V
N
I
0
2
4
9
C
N
0
2
V
H
T
U
O
0
1
5
4
+
V
0
7
V
N
I
1
2
5
9
C
N
1
2
V
H
T
U
O
9
6
4
+
V
1
7
V
N
I
2
2
6
9
C
N
2
2
V
H
T
U
O
8
7
4
C
N
2
7
V
N
I
3
2
7
9
C
N
3
2
V
H
T
U
O
7
8
4
D
N
G
P
3
7
V
N
I
4
2
8
9
C
N
4
2
V
H
T
U
O
6
9
4
V
N
I
0
4
7
V
N
I
5
2
9
9
V
H
T
U
O
1
3
5
2
V
H
T
U
O
5
0
5
V
N
I
1
5
7
V
N
I
6
2
0
0
1
V
H
T
U
O
0
3
.
g
n
i
t
a
o
l
f
e
v
a
e
L
.
y
l
n
o
g
n
i
t
s
e
t
l
a
n
r
e
t
n
i
r
o
F
*
.
t
c
e
n
n
o
C
o
N
=
C
N
100-Lead MQFP
(top view)
1
100
30
31
50
80
51
81
5
HV254
A113004
Pad Configuration
(Not Drawn to Scale)
PGND
V
IN
31
V
IN
30
V
IN
29
V
IN
28
V
IN
27
V
IN
26
V
IN
25
V
IN
24
V
IN
23
V
IN
22
V
IN
21
V
IN
20
V
IN
19
V
IN
18
V
IN
17
V
IN
16
V
IN
15
V
IN
14
V
IN
13
V
IN
12
V
IN
11
V
IN
10
V
IN
9
V
IN
8
V
IN
7
V
IN
6
V
IN
5
V
IN
4
V
IN
3
V
IN
2
V
IN
1
V
IN
0
Anode
V-
V+
V+
PGND
V-
Cathode
HV
OUT
31
HV
OUT
30
HV
OUT
29
HV
OUT
28
HV
OUT
27
HV
OUT
26
HV
OUT
25
HV
OUT
24
HV
OUT
23
HV
OUT
22
HV
OUT
21
HV
OUT
20
HV
OUT
19
HV
OUT
18
HV
OUT
17
HV
OUT
16
HV
OUT
15
HV
OUT
14
HV
OUT
13
HV
OUT
12
HV
OUT
11
HV
OUT
10
HV
OUT
9
HV
OUT
8
HV
OUT
7
HV
OUT
6
HV
OUT
5
HV
OUT
4
HV
OUT
3
HV
OUT
2
HV
OUT
1
HV
OUT
0
V
PP
V
PP
6
HV254
A113004
Die Size=4800m X 11180m (including scribes)
Center of the die is 0,0.
Coordinates for the four corners of the chip (not including scribe):
Notes:
1) The two PGND pads are not electrically connected.
2) The two V
PP
pads, V+ pads, and V- pads are electrically connected.
3) Backside potential is V
PP
. Leave floating or connect to V
PP
.
4) Anode and Cathode are connected to the P and N terminals (respectively) of a silicon diode which can be used to measure
temperature.
)
m
(
X
)
m
(
Y
2
0
4
2
-
2
9
4
5
2
0
4
2
-
2
9
4
5
-
5
3
3
2
2
9
4
5
5
3
3
2
2
9
4
5
-
Pad Coordinates
e
m
a
N
d
a
P
)
m
(
X
)
m
(
Y
e
m
a
N
d
a
P
)
m
(
X
)
m
(
Y
e
m
a
N
d
a
P
)
m
(
X
)
m
(
Y
V
H
T
U
O
1
3
5
.
7
4
4
1
-
4
4
2
5
V
H
T
U
O
6
5
.
7
4
4
1
-
5
.
3
9
6
2
-
V
N
I
9
5
.
6
5
1
2
9
9
8
1
-
V
H
T
U
O
0
3
5
.
7
4
4
1
-
5
.
6
2
9
4
V
H
T
U
O
5
5
.
7
4
4
1
-
1
1
0
3
-
V
N
I
0
1
5
.
6
5
1
2
5
8
5
1
-
V
H
T
U
O
9
2
5
.
7
4
4
1
-
9
0
6
4
V
H
T
U
O
4
5
.
7
4
4
1
-
5
.
8
2
3
3
-
V
N
I
1
1
5
.
6
5
1
2
1
7
2
1
-
V
H
T
U
O
8
2
5
.
7
4
4
1
-
5
.
1
9
2
4
V
H
T
U
O
3
5
.
7
4
4
1
-
6
4
6
3
-
V
N
I
2
1
5
.
6
5
1
2
7
5
9
-
V
H
T
U
O
7
2
5
.
7
4
4
1
-
4
7
9
3
V
H
T
U
O
2
5
.
7
4
4
1
-
5
.
3
6
9
3
-
V
N
I
3
1
5
.
6
5
1
2
3
4
6
-
V
H
T
U
O
6
2
5
.
7
4
4
1
-
5
.
6
5
6
3
V
H
T
U
O
1
5
.
7
4
4
1
-
1
8
2
4
-
V
N
I
4
1
5
.
6
5
1
2
9
2
3
-
V
H
T
U
O
5
2
5
.
7
4
4
1
-
9
3
3
3
V
H
T
U
O
0
5
.
7
4
4
1
-
5
.
8
9
5
4
-
V
N
I
5
1
5
.
6
5
1
2
5
1
-
V
H
T
U
O
4
2
5
.
7
4
4
1
-
5
.
1
2
0
3
V
P
P
7
5
0
2
-
5
8
9
4
-
V
N
I
6
1
5
.
6
5
1
2
9
9
2
V
H
T
U
O
3
2
5
.
7
4
4
1
-
4
0
7
2
V
P
P
7
9
8
1
-
5
8
9
4
-
V
N
I
7
1
5
.
6
5
1
2
3
1
6
V
H
T
U
O
2
2
5
.
7
4
4
1
-
5
.
6
8
3
2
-
V
5
.
0
3
0
1
8
1
0
5
-
V
N
I
8
1
5
.
6
5
1
2
7
2
9
V
H
T
U
O
1
2
5
.
7
4
4
1
-
9
6
0
2
-
V
5
.
0
9
1
1
8
1
0
5
-
V
N
I
9
1
5
.
6
5
1
2
1
4
2
1
V
H
T
U
O
0
2
5
.
7
4
4
1
-
5
.
1
5
7
1
e
d
o
n
A
5
.
0
5
3
1
8
1
0
5
-
V
N
I
0
2
5
.
6
5
1
2
5
5
5
1
V
H
T
U
O
9
1
5
.
7
4
4
1
-
4
3
4
1
e
d
o
h
t
a
C
5
.
0
5
5
1
8
1
0
5
-
V
N
I
1
2
5
.
6
5
1
2
9
6
8
1
V
H
T
U
O
8
1
5
.
7
4
4
1
-
5
.
6
1
1
1
+
V
5
.
0
1
7
1
8
1
0
5
-
V
N
I
2
2
5
.
6
5
1
2
3
8
1
2
V
H
T
U
O
7
1
5
.
7
4
4
1
-
9
9
7
+
V
5
.
0
7
8
1
8
1
0
5
-
V
N
I
3
2
5
.
6
5
1
2
7
9
4
2
V
H
T
U
O
6
1
5
.
7
4
4
1
-
5
.
1
8
4
d
n
g
P
5
.
4
3
0
2
8
1
0
5
-
V
N
I
4
2
5
.
6
5
1
2
1
1
8
2
V
H
T
U
O
5
1
5
.
7
4
4
1
-
4
6
1
V
N
I
0
5
.
6
5
1
2
5
2
7
4
-
V
N
I
5
2
5
.
6
5
1
2
5
2
1
3
V
H
T
U
O
4
1
5
.
7
4
4
1
-
5
.
3
5
1
-
V
N
I
1
5
.
6
5
1
2
1
1
4
4
-
V
N
I
6
2
5
.
6
5
1
2
9
3
4
3
V
H
T
U
O
3
1
5
.
7
4
4
1
-
1
7
4
-
V
N
I
2
5
.
6
5
1
2
7
9
0
4
-
V
N
I
7
2
5
.
6
5
1
2
3
5
7
3
V
H
T
U
O
2
1
5
.
7
4
4
1
-
5
.
8
8
7
-
V
N
I
3
5
.
6
5
1
2
3
8
7
3
-
V
N
I
8
2
5
.
6
5
1
2
7
6
0
4
V
H
T
U
O
1
1
5
.
7
4
4
1
-
6
0
1
1
-
V
N
I
4
5
.
6
5
1
2
9
6
4
3
-
V
N
I
9
2
5
.
6
5
1
2
1
8
3
4
V
H
T
U
O
0
1
5
.
7
4
4
1
-
5
.
3
2
4
1
-
V
N
I
5
5
.
6
5
1
2
5
5
1
3
-
V
N
I
0
3
5
.
6
5
1
2
5
9
6
4
V
H
T
U
O
9
5
.
7
4
4
1
-
1
4
7
1
-
V
N
I
6
5
.
6
5
1
2
1
4
8
2
-
V
N
I
1
3
5
.
6
5
1
2
9
0
0
5
V
H
T
U
O
8
5
.
7
4
4
1
-
5
.
8
5
0
2
-
V
N
I
7
5
.
6
5
1
2
7
2
5
2
-
d
n
g
P
5
.
6
5
1
2
5
.
5
1
3
5
V
H
T
U
O
7
5
.
7
4
4
1
-
6
7
3
2
-
V
N
I
8
5
.
6
5
1
2
3
1
2
2
-
Pad Description
V
PP
High voltage positive supply. Two V
PP
pads.
V+
Low voltage positive supply. Two V+ pads.
V-
Low voltage negative supply. Two V- pads.
V
IN
0 to V
IN
31
Amplifier inputs.
HV
OUT
0 to HV
OUT
31
Amplifier outputs.
PGND
Power ground. Two PGND pads. Need to be externally connected together.
Anode
Anode side of diode.
Cathode
Cathode side of diode.
DOC #: DSFP-HV254
A113004
Package Outlines
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 222-8888 / FAX: (408) 222-4895
www.supertex.com
A052104
2004 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.
Note: Circle (e.g. B ) indicates JEDEC Reference.
Dimensions in Inches
(Dimensions in Millimeters)
Measurement Legend =
0.787
(20.0)
0.913
(23.2)
0.551
(14.0)
0.677
(17.2)
0.063
(1.6)
0.063
(1.6)
1
30
31
50
51
70
71
100
0.0346
0.0059
(0.88
0.15)
0.0067
0.0024
(0.17
0.06)
0.0118
0.0031
(0.30
0.08)
0.0256
(0.65)
0.1063
0.0079
(2.70
0.20)
0.0111
0.013
(2.825
0.325)
100-LEAD MQFP PACKAGE OUTLINE (FG)
Doc. #: DSPD-100MQFPFG
PDF 
ZIP