ChipFind - документация

Электронный компонент: HV513

Скачать:  PDF   ZIP
1
HV513
HV513
8-Channel Serial to Parallel Converter
with High Voltage Push-Pull Outputs,
POL, Hi-Z, and Short Circuit Detect
02/11/02
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
Applications
Piezoelectric transducer driver
Weaving applications
Braille
Printers
MEMs
Displays
General Description
The HV513 is a low voltage serial to high voltage parallel
converter with 8 high voltage push-pull outputs. This device has
been designed to drive small capacitve loads such as piezoelec-
tric transducers. It can also be used in any application requiring
multiple high voltage outputs, with medium current source and
sink capabilities.
The device consists of an 8-bit shift register, 8 latches, and
control logic to perform the polarity select and blanking of the
outputs. Data is shifted through the shift register on the low to
high transition of the clock. A data output buffer is provided for
cascading devices. Operation of the shift register is not affected
by the /LE, /BL, /POL, or the /HI-Z control inputs. Transfer of data
from the shift register to the latch occurs when the /LE is high.
The data in the latch is stored when /LE is low. A high-Z, /HI-Z,
pin is provided to set all the outputs in a high-Z state.
All outputs have short circuit protection that detects if the outputs
have reached the required output state. If output does not track
the required state, then the /SHORT pin will be low. This output
will pulse low during the output transistion period under normal
operation; see SC Timing Diagram for details.
All outputs will have a break-before-make circuitry to reduce
cross-over current during output state changes.
Note: All logic control inputs have internal 20k-ohm pull-up
resistors.
Features
HVCMOS, technology
Operating output voltage of 250V
Low power level shifting from 5V to 250V
Shift register speed 8MHz @ V
DD
=5V
8 latch data outputs
Output polarity and blanking
CMOS compatible inputs
Output short circuit detect
Output high-Z control
8-bit shift register
8-bit latc
h
Output contr
ol
Le
vel translator
8
8
8
V
DD
V
PP
D
IN
CLK
D
OUT
GND
LE*
BL*
POL*
Hi-Z*
HV
OUT
1
HV
OUT
8
Short*
Top Block Diagram
2
HV513
Absolute Maximum Ratings*
Supply Voltage, V
DD
-0.5V to 6V
Supply Voltage, V
PP
V
DD
to 275V
Logic input levels
-0.5V to V
DD
+0.5V
Ground current
0.3A
High voltage supply current
0.25A
Continuous total power dissipation
750mW
Operating temperature range
-40C to +85C
Storage temperature range
-65C +150C
* All voltages are referenced to device ground.
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
l
a
c
i
r
t
c
e
l
E
C
D
)
d
e
t
o
n
e
s
i
w
r
e
h
t
o
s
s
e
l
n
u
s
e
g
a
t
l
o
v
y
l
p
p
u
s
g
n
i
t
a
r
e
p
o
r
e
v
O
(
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
n
i
M
p
y
T
x
a
M
s
t
i
n
U
s
n
o
i
t
i
d
n
o
C
I
D
D
V
D
D
t
n
e
r
r
u
c
y
l
p
p
u
s
4
A
m
f
K
L
C
W
O
L
=
*
E
L
,
z
H
M
8
=
I
Q
D
D
V
t
n
e
c
s
e
i
u
Q
D
D
t
n
e
r
r
u
c
y
l
p
p
u
s
1
.
0
A
m
V
ll
A
N
I
V
=
D
D
0
.
2
V
ll
A
=
N
I
V
0
I
P
P
V
P
P
t
n
e
r
r
u
c
y
l
p
p
u
s
0
0
1
A
V
P
P
f
,
V
0
5
2
=
T
U
O
d
a
o
l
o
n
,
z
H
0
0
3
=
I
Q
P
P
V
t
n
e
c
s
e
i
u
Q
P
P
t
n
e
r
r
u
c
y
l
p
p
u
s
0
0
1
A
V
P
P
c
i
t
a
t
s
s
t
u
p
t
u
o
,
V
0
4
2
=
I
H
I
t
n
e
r
r
u
c
t
u
p
n
i
c
i
g
o
l
l
e
v
e
l
-
h
g
i
H
0
1
A
V
H
I
V
=
D
D
I
L
I
t
n
e
r
r
u
c
t
u
p
n
i
c
i
g
o
l
l
e
v
e
l
-
w
o
L
0
1
-
A
V
L
I
V
0
=
0
5
3
-
V
L
I
s
r
o
t
s
i
s
e
r
p
u
-
ll
u
p
/
w
s
t
u
p
n
i
r
o
f
,
V
0
=
V
H
O
t
u
p
t
u
o
l
e
v
e
l
-
h
g
i
H
H
T
U
O
V
0
4
1
V
V
P
P
I
,
V
0
0
2
=
T
U
O
V
H
A
m
0
2
-
=
t
u
o
a
t
a
D
V
D
D
V
1
-
I
T
U
O
D
A
m
1
.
0
-
=
V
L
O
t
u
p
t
u
o
l
e
v
e
l
-
w
o
L
H
T
U
O
V
0
6
V
V
D
D
I
,
V
5
.
4
=
T
U
O
V
H
A
m
0
2
=
t
u
o
a
t
a
D
0
.
1
I
T
U
O
D
A
m
1
.
0
=
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
l
a
c
i
r
t
c
e
l
E
C
D
)
d
e
t
o
n
e
s
i
w
r
e
h
t
o
s
s
e
l
n
u
s
e
g
a
t
l
o
v
y
l
p
p
u
s
g
n
i
t
a
r
e
p
o
r
e
v
O
(
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
n
i
M
p
y
T
x
a
M
s
t
i
n
U
s
n
o
i
t
i
d
n
o
C
f
K
L
C
y
c
n
e
u
q
e
r
f
k
c
o
l
C
0
8
z
H
M
f
T
U
O
)
d
e
t
i
m
il
A
O
S
(
y
c
n
e
u
q
e
r
f
g
n
i
h
c
t
i
w
s
t
u
p
t
u
O
0
0
3
z
H
C
L
V
,
F
n
0
5
=
P
P
V
0
0
2
=
t
W
w
o
l
d
n
a
h
g
i
h
h
t
d
i
w
k
c
o
l
C
2
6
s
n
t
U
S
s
e
s
i
r
k
c
o
l
c
e
r
o
f
e
b
e
m
i
t
p
u
t
e
s
a
t
a
D
5
1
s
n
t
H
s
e
s
i
r
k
c
o
l
c
r
e
t
f
a
e
m
i
t
d
l
o
h
a
t
a
D
0
3
s
n
t
E
L
W
e
s
l
u
p
e
l
b
a
n
e
h
c
t
a
l
f
o
h
t
d
i
W
0
8
s
n
t
E
L
D
k
c
o
l
c
f
o
e
g
d
e
g
n
i
s
i
r
r
e
t
f
a
e
m
i
t
y
a
l
e
d
E
L
/
5
3
s
n
t
E
L
S
k
c
o
l
c
f
o
e
g
d
e
g
n
i
s
i
r
e
r
o
f
e
b
e
m
i
t
p
u
t
e
s
E
L
/
0
4
s
n
t
R
O
t
,
F
O
V
H
f
o
e
m
i
t
ll
a
f
/
e
s
i
R
T
U
O
0
0
0
1
s
C
L
V
,
F
n
0
0
1
=
P
P
V
0
0
2
=
t
F
F
O
/
N
O
d
ll
a
f
/
e
s
i
r
t
r
a
t
s
o
t
t
u
p
t
u
o
r
o
f
e
m
i
t
y
a
l
e
D
0
0
5
s
n
t
L
H
D
D
o
t
k
c
o
l
c
e
m
i
t
y
a
l
e
D
T
U
O
w
o
l
o
t
h
g
i
h
0
1
1
s
n
C
L
F
p
5
1
=
t
H
L
D
D
o
t
k
c
o
l
c
e
m
i
t
y
a
l
e
D
T
U
O
h
g
i
h
o
t
w
o
l
0
1
1
s
n
C
L
F
p
5
1
=
t
R
t
,
F
s
t
u
p
n
i
c
i
g
o
l
ll
A
5
s
n
t
D
S
n
o
i
t
c
e
t
e
d
t
i
u
c
r
i
c
t
r
o
h
s
t
u
p
t
u
O
0
0
5
s
n
C
,
T
R
O
H
S
/
f
o
ll
a
f
t
u
p
t
u
o
o
t
t
r
o
h
S
L
F
p
5
1
=
t
C
S
r
a
e
l
c
t
i
u
c
r
i
c
t
r
o
h
s
t
u
p
t
u
O
0
0
0
1
s
n
T
R
O
H
S
/
f
o
e
s
i
r
t
u
p
t
u
o
o
t
r
a
e
l
c
t
r
o
h
S
t
Z
-
I
H
e
t
a
t
s
Z
-
h
g
i
h
t
u
p
t
u
O
0
0
5
s
n
Device
Part Number
Package
HV513
HV513WG
24 Lead SOW
Ordering Information
3
HV513
Notes:
1. Below minimum V
PP
the output may not switch.
2. Power-up sequence should be the following:
1.
Connect ground.
2.
Apply V
DD
.
3.
Set all inputs (Data, CLK, Enable, etc.) to a known state.
4.
Apply V
PP
.
Power-down sequence should be the reverse of the above.
s
e
g
a
t
l
o
V
y
l
p
p
u
S
g
n
i
t
a
r
e
p
O
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
n
i
M
p
y
T
x
a
M
s
t
i
n
U
s
n
o
i
t
i
d
n
o
C
V
D
D
e
g
a
t
l
o
v
y
l
p
p
u
s
c
i
g
o
L
5
.
4
0
.
5
5
.
5
V
V
P
P
y
l
p
p
u
s
e
g
a
t
l
o
v
h
g
i
H
0
3
0
5
2
V
1
e
t
o
N
V
H
I
e
g
a
t
l
o
v
t
u
p
n
i
l
e
v
e
l
-
h
g
i
H
V
D
D
9
.
0
-
V
D
D
V
V
L
I
e
g
a
t
l
o
v
t
u
p
n
i
l
e
v
e
l
-
w
o
L
0
9
.
0
V
T
A
e
r
u
t
a
r
e
p
m
e
t
r
i
a
-
e
e
r
f
g
n
i
t
a
r
e
p
O
0
4
-
5
8
+
C
Input and Output Equivalent Circuits
V
DD
Input
GND
V
PP
HV
GND
HV
OUT
Logic Inputs
GND
Data Out
Logic Data Output
High Voltage Outputs
V
DD
*
*
POL, BL, LE, and HI-Z
20k
4
HV513
Switching Waveforms
Short Circuit Detect Detail Timing (HV513)
LE
HV
OUT
w/ S/R LOW
Data Valid
50%
50%
Data Input
CLK
Data Out
50%
50%
50%
t
SU
t
H
t
WL
t
WH
50%
t
DLH
t
DHL
50%
t
WLE
t
DLE
t
SLE
50%
50%
t
d
ON
10%
HV
OUT
w/ S/R HIGH
90%
90%
10%
t
d
OFF
V
IH
V
IL
V
IH
V
IL
V
OH
V
OL
V
OH
V
OL
V
IH
V
IL
V
OH
V
OL
V
OH
V
OL
50%
t
OF
t
OR
If the output is not within 5V to 10V of the desired output state, the SHORT signal goes LOW.
LE
POL
BL
HV
OUT
Short
Detect
Hi-Z
V
H
V
L
V
IH
V
IL
V
OL
V
H
V
L
t
HI-Z
t
SC
t
SD
Within
xV of rail
V
OH
5
HV513
Functional Block Diagram
POL
BL
CLK
8-Bit
Static
Shift
Register
8 Latches
HV
OUT
1
D
OUT
HV
OUT
8
D
IN
LE
HI-Z
Short
POL, BL, LE, and HI-Z have internal 20k pull-up resistors.
Short Detect
6 Additional
Outputs
L/T
L/T
V
PP
Function Table
n
o
i
t
c
n
u
F
s
t
u
p
n
I
s
t
u
p
t
u
O
a
t
a
D
K
L
C
E
L
/
L
B
/
L
O
P
/
Z
-
I
H
/
g
e
R
t
f
i
h
S
8
...
2
1
s
t
u
p
t
u
O
V
H
8
.
.
2
1
t
u
O
a
t
a
D
*
n
o
ll
A
X
X
X
L
L
H
*
...
*
*
H
...
H
H
*
f
f
o
ll
A
X
X
X
L
H
H
*
...
*
*
L
...
L
L
*
e
d
o
m
t
r
e
v
n
I
X
X
L
H
L
H
*
...
*
*
)
b
(
*
...
*
*
*
R
/
S
d
a
o
L
L
r
o
H
L
H
H
H
*
...
*
L
r
o
H
*
...
*
*
*
s
e
h
c
t
a
l
n
i
a
t
a
D
e
r
o
t
S
X
X
L
H
H
H
*
...
*
*
*
...
*
*
*
X
X
L
H
L
H
*
...
*
*
)
b
(
*
...
*
*
*
e
d
o
m
t
n
e
r
a
p
s
n
a
r
T
L
H
H
H
H
*
...
*
L
*
...
*
L
*
H
H
H
H
H
*
...
*
H
*
...
*
H
*
Z
-
h
g
i
H
s
t
u
p
t
u
O
X
X
X
X
X
L
*
...
*
*
e
c
n
a
d
e
p
m
i
h
g
i
H
s
t
u
p
t
u
o
*
N
O
s
t
u
p
t
u
O
X
X
X
X
X
H
*
...
*
*
*
...
*
*
*

6
HV513
Pin Configuration
Package Outline
Pin
Function
1
N/C
2
V
DD
3
D
OUT
4
BL
5
POL
6
CLK
7
LE
8
SHORT
9
HI-Z
10
D
IN
11
LGND
12
N/C
13
HVGND
14
HVGND
15
HV
out
1
16
HV
out
2
17
HV
out
3
18
HV
out
4
19
HV
out
5
20
HV
out
6
21
HV
out
7
22
HV
out
8
23
V
PP
24
V
PP
24-Lead SOW Package (WG)
(Wide Body)
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 744-0100 FAX: (408) 222-4895
www.supertex.com
02/11/02
2002 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.