1
Data sheet acquired from Harris Semiconductor
SCHS248A
Features
'AC257, 'ACT257. . . . . . . . . . . . . Non-Inverting Outputs
CD74ACT258 . . . . . . . . . . . . . . . . . . . Inverting Outputs
Buffered Inputs
Typical Propagation Delay
- 4.4ns at V
CC
= 5V, T
A
= 25
o
C, C
L
= 50pF
Exceeds 2kV ESD Protection MIL-STD-883, Method
3015
SCR-Latchup-Resistant CMOS Process and Circuit
Design
Speed of Bipolar FASTTM/AS/S with Significantly
Reduced Power Consumption
Balanced Propagation Delays
AC Types Feature 1.5V to 5.5V Operation and
Balanced Noise Immunity at 30% of the Supply
24mA Output Drive Current
- Fanout to 15 FASTTM ICs
Drives 50
Transmission Lines
Pinout
CD54AC257, CD54ACT257
(CERDIP)
CD74AC257, CD74ACT257, CD74ACT258
(PDIP, SOIC)
TOP VIEW
Description
The 'AC257, 'ACT257 and CD74ACT258 are quad 2-input
multiplexers with three-state outputs that utilize Advanced
CMOS Logic technology. Each of these devices selects four
bits of data from two sources under the control of a common
Select input (S). The Output Enable (OE) is active LOW.
When OE is HIGH, all of the outputs (Y or Y) are in the high-
impedance state regardless of all other input conditions.
Moving data from two groups of registers to four common
output buses is a common use of the 'AC257, 'ACT257, and
CD74ACT258. The state of the Select input determines the
particular register from which the data comes. The 'AC257,
'ACT257 and CD74ACT258 can also be used as function
generators.
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
S
1I
0
1I
1
1Y
2I
0
2I
1
GND
2Y
V
CC
4I
0
4I
1
4Y
3I
0
3I
1
3Y
OE
AC/ACT257
ACT258
ACT258
AC/ACT257
V
CC
4I
0
4I
1
4Y
3I
0
3I
1
3Y
OE
S
1I
0
1I
1
1Y
2I
0
2I
1
GND
2Y
Ordering Information
PART
NUMBER
TEMP.
RANGE (
o
C)
PACKAGE
CD54AC257F3A
-55 to 125
16 Ld CERDIP
CD74AC257E
0 to 70
o
C, -40 to 85,
-55 to 125
16 Ld PDIP
CD74AC257M
0 to 70
o
C, -40 to 85,
-55 to 125
16 Ld SOIC
CD54ACT257F3A
-55 to 125
16 Ld CERDIP
CD74ACT257E
0 to 70
o
C, -40 to 85,
-55 to 125
16 Ld PDIP
CD74ACT257M
0 to 70
o
C, -40 to 85,
-55 to 125
16 Ld SOIC
CD74ACT258E
0 to 70
o
C, -40 to 85,
-55 to 125
16 Ld PDIP
CD74ACT258M
0 to 70
o
C, -40 to 85,
-55 to 125
16 Ld SOIC
NOTES:
1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.
2. Wafer and die for this part number is available which meets all
electrical specifications. Please contact your local TI sales office or
customer service for ordering information.
August 1998 - Revised May 2000
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
FASTTM is a Trademark of Fairchild Semiconductor.
Copyright
2000, Texas Instruments Incorporated
CD54/74AC257, CD54/74ACT257,
CD74ACT258
Quad 2-Input Multiplexer
with Three-State Outputs
2
Functional Diagram
TRUTH TABLE
OUTPUT
ENABLE
SELECT
INPUT
DATA INPUTS
257
OUTPUTS
258
OUTPUTS
OE
S
I
0
I
1
Y
Y
H
X
X
X
Z
Z
L
L
L
X
L
H
L
L
H
X
H
L
L
H
X
L
L
H
L
H
X
H
H
L
H = High level voltage, L = Low level voltage, Z = High impedance (off) state, X = Don't Care
2
5
11
14
6
13
10
3
4
7
12
9
4Y
3Y
2Y
1Y
1Y
4Y
3Y
2Y
AC/ACT
257
AC/ACT
258
1I
0
2I
0
3I
0
4I
0
1I
1
2I
1
3I
1
4I
1
S
OE
1
15
CD54/74AC257, CD54/74ACT257, CD74ACT258
3
Absolute Maximum Ratings
Thermal Information
DC Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 6V
DC Input Diode Current, I
IK
For V
I
< -0.5V or V
I
> V
CC
+ 0.5V
. . . . . . . . . . . . . . . . . . . . . .
20mA
DC Output Diode Current, I
OK
For V
O
< -0.5V or V
O
> V
CC
+ 0.5V
. . . . . . . . . . . . . . . . . . . .
50mA
DC Output Source or Sink Current per Output Pin, I
O
For V
O
> -0.5V or V
O
< V
CC
+ 0.5V
. . . . . . . . . . . . . . . . . . . .
50mA
DC V
CC
or Ground Current, I
CC or
I
GND
(Note 3)
. . . . . . . . .
100mA
Operating Conditions
Temperature Range, T
A
. . . . . . . . . . . . . . . . . . . . . . -55
o
C to 125
o
C
Supply Voltage Range, V
CC
(Note 4)
AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V
ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, V
I
, V
O
. . . . . . . . . . . . . . . . . 0V to V
CC
Input Rise and Fall Slew Rate, dt/dv
AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max)
AC Types, 3.6V to 5.5V . . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max)
ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 10ns (Max)
Thermal Resistance (Typical, Note 5)
JA
(
o
C/W)
PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
___
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
___
Maximum Junction Temperature (Plastic Package) . . . . . . . . . . 150
o
C
Maximum Storage Temperature Range . . . . . . . . . .-65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300
o
C
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
3. For up to 4 outputs per device, add
25mA for each additional output.
4. Unless otherwise specified, all voltages are referenced to ground.
5.
JA
is measured with the component mounted on an evaluation PC board in free air.
DC Electrical Specifications
PARAMETER
SYMBOL
TEST
CONDITIONS
V
CC
(V)
25
o
C
-40
o
C TO
85
o
C
-55
o
C TO
125
o
C
UNITS
V
I
(V)
I
O
(mA)
MIN
MAX
MIN
MAX
MIN
MAX
AC TYPES
High Level Input Voltage
V
IH
-
-
1.5
1.2
-
1.2
-
1.2
-
V
3
2.1
-
2.1
-
2.1
-
V
5.5
3.85
-
3.85
-
3.85
-
V
Low Level Input Voltage
V
IL
-
-
1.5
-
0.3
-
0.3
-
0.3
V
3
-
0.9
-
0.9
-
0.9
V
5.5
-
1.65
-
1.65
-
1.65
V
High Level Output Voltage
V
OH
V
IH
or V
IL
-0.05
1.5
1.4
-
1.4
-
1.4
-
V
-0.05
3
2.9
-
2.9
-
2.9
-
V
-0.05
4.5
4.4
-
4.4
-
4.4
-
V
-4
3
2.58
-
2.48
-
2.4
-
V
-24
4.5
3.94
-
3.8
-
3.7
-
V
-75
(Note 6, 7)
5.5
-
-
3.85
-
-
-
V
-50
(Note 6, 7)
5.5
-
-
-
-
3.85
-
V
CD54/74AC257, CD54/74ACT257, CD74ACT258
4
Low Level Output Voltage
V
OL
V
IH
or V
IL
0.05
1.5
-
0.1
-
0.1
-
0.1
V
0.05
3
-
0.1
-
0.1
-
0.1
V
0.05
4.5
-
0.1
-
0.1
-
0.1
V
12
3
-
0.36
-
0.44
-
0.5
V
24
4.5
-
0.36
-
0.44
-
0.5
V
75
(Note 6, 7)
5.5
-
-
-
1.65
-
-
V
50
(Note 6, 7)
5.5
-
-
-
-
-
1.65
V
Input Leakage Current
I
I
V
CC
or
GND
-
5.5
-
0.1
-
1
-
1
A
Three-State Leakage
Current
I
OZ
V
IH
or V
IL
V
O
= V
CC
or GND
-
5.5
-
0.5
-
5
-
10
A
Quiescent Supply Current
MSI
I
CC
V
CC
or
GND
0
5.5
-
8
-
80
-
160
A
ACT TYPES
High Level Input Voltage
V
IH
-
-
4.5 to
5.5
2
-
2
-
2
-
V
Low Level Input Voltage
V
IL
-
-
4.5 to
5.5
-
0.8
-
0.8
-
0.8
V
High Level Output Voltage
V
OH
V
IH
or V
IL
-0.05
4.5
4.4
-
4.4
-
4.4
-
V
-24
4.5
3.94
-
3.8
-
3.7
-
V
-75
(Note 6, 7)
5.5
-
-
3.85
-
-
-
V
-50
(Note 6, 7)
5.5
-
-
-
-
3.85
-
V
Low Level Output Voltage
V
OL
V
IH
or V
IL
0.05
4.5
-
0.1
-
0.1
-
0.1
V
24
4.5
-
0.36
-
0.44
-
0.5
V
75
(Note 6, 7)
5.5
-
-
-
1.65
-
-
V
50
(Note 6, 7)
5.5
-
-
-
-
-
1.65
V
Input Leakage Current
I
I
V
CC
or
GND
-
5.5
-
0.1
-
1
-
1
A
Three-State or Leakage
Current
I
OZ
V
IH
or V
IL
V
O
= V
CC
or GND
-
5.5
-
0.5
-
5
-
10
A
Quiescent Supply Current
MSI
I
CC
V
CC
or
GND
0
5.5
-
8
-
80
-
160
A
Additional Supply Current per
Input Pin TTL Inputs High
1 Unit Load
I
CC
V
CC
-2.1
-
4.5 to
5.5
-
2.4
-
2.8
-
3
mA
NOTES:
6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize
power dissipation.
7. Test verifies a minimum 50
transmission-line-drive capability at 85
o
C, 75
at 125
o
C.
DC Electrical Specifications
(Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
V
CC
(V)
25
o
C
-40
o
C TO
85
o
C
-55
o
C TO
125
o
C
UNITS
V
I
(V)
I
O
(mA)
MIN
MAX
MIN
MAX
MIN
MAX
CD54/74AC257, CD54/74ACT257, CD74ACT258
5
ACT Input Load Table
INPUT
UNIT LOAD
Data
0.83
S
1.27
OE
1.27
NOTE: Unit load is
I
CC
limit specified in DC Electrical Specifications
Table, e.g., 2.4mA max at 25
o
C.
Switching Specifications
Input t
r
, t
f
= 3ns, C
L
= 50pF (Worst Case)
PARAMETER
SYMBOL
V
CC
(V)
-40
o
C TO 85
o
C
-55
o
C TO 125
o
C
UNITS
MIN
TYP
MAX
MIN
TYP
MAX
AC TYPES
Propagation Delay,
In to Y
AC/ACT257
t
PLH
, t
PHL
1.5
-
-
106
-
-
117
ns
3.3
(Note 9)
3.3
-
11.8
3.3
-
13
ns
5
(Note 10)
2.4
-
8.5
2.3
-
9.3
ns
Propagation Delay,
S to Y
AC/ACT257
t
PLH
, t
PHL
1.5
-
-
153
-
-
168
ns
3.3
4.8
-
17.1
4.7
-
18.8
ns
5
3.5
-
12.2
3.4
-
13.4
ns
Propagation Delay,
OE to Y
AC/ACT257
t
PLZ
, t
PHZ
,
t
PZL
, t
PZH
1.5
-
-
167
-
-
184
ns
3.3
5.3
-
18.7
5.2
-
20.6
ns
5
3.8
-
13.4
3.7
-
14.7
ns
Propagation Delay,
In to Y
'AC/CD74ACT258
t
PLH
, t
PHL
1.5
-
-
91
-
-
100
ns
3.3
2.9
-
10.2
2.8
-
11.2
ns
5
2.1
-
7.3
2
-
8
ns
Propagation Delay,
S to Y
'AC/CD74ACT258
t
PLH
, t
PHL
1.5
-
-
153
-
-
168
ns
3.3
4.8
-
17.1
4.7
-
18.8
ns
5
3.5
-
12.2
3.4
-
13.4
ns
Propagation Delay,
OE to Y
'AC/CD74ACT258
t
PLZ
, t
PHZ
,
t
PZL
, t
PZH
1.5
-
-
167
-
-
184
ns
3.3
5.3
-
18.7
5.2
-
20.6
ns
5
3.8
-
13.4
3.7
-
14.7
ns
Three-State Output
Capacitance
C
O
-
-
-
15
-
-
15
pF
Input Capacitance
C
I
-
-
-
10
-
-
10
pF
Power Dissipation Capacitance
C
PD
(Note 11)
-
-
130
-
-
130
-
pF
ACT TYPES
Propagation Delay,
In to Y
AC/ACT257
t
PLH
, t
PHL
5
(Note 10)
2.8
-
9.7
2.7
-
10.7
ns
Propagation Delay,
S to Y
AC/ACT257
t
PLH
, t
PHL
5
4
-
14
3.9
-
15.4
ns
CD54/74AC257, CD54/74ACT257, CD74ACT258
PDF 
ZIP