



CMOS 4-BIT SINGLE CHIP MICROCOMPUTER S1C621A0 Technical Manual S1C621A0 Technical Hardware/S1C621A0 Technical Software







PREFACE

This manual is individualy described about the hardware and the software of the S1C621A0.

I. S1C621A0 Technical Hardware

This part explains the function of the S1C621A0, the circuit configurations, and details the controlling method.


II. S1C621A0 Technical Software

This part explains the programming method of the S1C621A0.

The information of the product number change

Starting April 1, 2001, the product number will be changed as listed below. To order from April 1, 2001 please use the new product number. For further information, please contact Epson sales representative.

Configuration of product number



^{*1:} For details about tool types, see the tables below. (In some manuals, tool types are represented by one digit.)

Comparison table between new and previous number

S1C60 Family processors

<u> </u>	·
Previous No.	New No.
E0C6001	S1C60N01
E0C6002	S1C60N02
E0C6003	S1C60N03
E0C6004	S1C60N04
E0C6005	S1C60N05
E0C6006	S1C60N06
E0C6007	S1C60N07
E0C6008	S1C60N08
E0C6009	S1C60N09
E0C6011	S1C60N11
E0C6013	S1C60N13
E0C6014	S1C60140
E0C60R08	S1C60R08

S1C62 Family processors

Previous No.	New No.	Previous No.	New No.
E0C621A	S1C621A0	E0C6247	S1C62470
E0C6215	S1C62150	E0C6248	S1C62480
E0C621C	S1C621C0	E0C6S48	S1C6S480
E0C6S27	S1C6S2N7	E0C624C	S1C624C0
E0C6S37	S1C6S3N7	E0C6251	S1C62N51
E0C623A	S1C6N3A0	E0C6256	S1C62560
E0C623E	S1C6N3E0	E0C6292	S1C62920
E0C6S32	S1C6S3N2	E0C6262	S1C62N62
E0C6233	S1C62N33	E0C6266	S1C62660
E0C6235	S1C62N35	E0C6274	S1C62740
E0C623B	S1C6N3B0	E0C6281	S1C62N81
E0C6244	S1C62440	E0C6282	S1C62N82
E0C624A	S1C624A0	E0C62M2	S1C62M20
E0C6S46	S1C6S460	E0C62T3	S1C62T30

Comparison table between new and previous number of development tools

Development tools for the S1C60/62 Family

Previous No.	New No.	Previous No.	New No.
ASM62	S5U1C62000A	DEV6262	S5U1C62620D
DEV6001	S5U1C60N01D	DEV6266	S5U1C62660D
DEV6002	S5U1C60N02D	DEV6274	S5U1C62740D
DEV6003	S5U1C60N03D	DEV6292	S5U1C62920D
DEV6004	S5U1C60N04D	DEV62M2	S5U1C62M20D
DEV6005	S5U1C60N05D	DEV6233	S5U1C62N33D
DEV6006	S5U1C60N06D	DEV6235	S5U1C62N35D
DEV6007	S5U1C60N07D	DEV6251	S5U1C62N51D
DEV6008	S5U1C60N08D	DEV6256	S5U1C62560D
DEV6009	S5U1C60N09D	DEV6281	S5U1C62N81D
DEV6011	S5U1C60N11D	DEV6282	S5U1C62N82D
DEV60R08	S5U1C60R08D	DEV6S27	S5U1C6S2N7D
DEV621A	S5U1C621A0D	DEV6S32	S5U1C6S3N2D
DEV621C	S5U1C621C0D	DEV6S37	S5U1C6S3N7D
DEV623B	S5U1C623B0D	EVA6008	S5U1C60N08E
DEV6244	S5U1C62440D	EVA6011	S5U1C60N11E
DEV624A	S5U1C624A0D	EVA621AR	S5U1C621A0E2
DEV624C	S5U1C624C0D	EVA621C	S5U1C621C0E
DEV6248	S5U1C62480D	EVA6237	S5U1C62N37E
DEV6247	S5U1C62470D	EVA623A	S5U1C623A0E

Previous No. New No. EVA623B S5U1C623B0E EVA623F S5U1C623B0E EVA6247 S5U1C62470E EVA6248 S5U1C62480E EVA6256R S5U1C62N51E1 EVA6256S S5U1C62N56E EVA6262S S5U1C6260E EVA6274S S5U1C62740E EVA6281S S5U1C62N81E EVA6282S S5U1C62N82E EVA6281S S5U1C62N82E EVA6281S S5U1C62N82E EVA6281S S5U1C62N82E EVA627S S5U1C62N30E EVA6S27S S5U1C63N2E2 EVA6S32RS S5U1C63N2E2 ICE62RS S5U1C62000H KIT6003S S5U1C60N03K KIT6004S S5U1C60N07K		
EVA623E S5U1C623E0E EVA6247 S5U1C62470E EVA6248 S5U1C62480E EVA6251R S5U1C62N51E1 EVA6256 S5U1C62050E EVA6262 S5U1C62600E EVA6274 S5U1C62740E EVA6281 S5U1C62740E EVA6282 S5U1C62N81E EVA6281 S5U1C62N81E EVA6281 S5U1C62N82E EVA62M1 S5U1C62N10E EVA6273 S5U1C62N30E EVA6273 S5U1C63N7E EVA6827 S5U1C6S3N7E EVA6832R S5U1C6S3N2E2 ICE62R S5U1C60N03K KIT6004 S5U1C60N04K	Previous No.	New No.
EVA6247 S5U1C62470E EVA6248 S5U1C62480E EVA6251R S5U1C62N51E1 EVA6256 S5U1C62N56E EVA6262 S5U1C62600E EVA6264 S5U1C62600E EVA6264 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N81E EVA6281 S5U1C62N81E EVA6281 S5U1C62N81E EVA6282 S5U1C62N81E EVA6283 S5U1C62N81E EVA62T3 S5U1C62N10E EVA62T3 S5U1C6SN7E EVA6S32R S5U1C6SN2E2 ICE62R S5U1C60N03K KIT6004 S5U1C60N04K	EVA623B	S5U1C623B0E
EVA6248 S5U1C62480E EVA6251R S5U1C62N51E1 EVA6256 S5U1C62N56E EVA6262 S5U1C62600E EVA6266 S5U1C62600E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N81E EVA6281 S5U1C62N81E EVA6287 S5U1C62N80E EVA6273 S5U1C62N10E EVA6273 S5U1C6SN7E EVA6S32R S5U1C6SN7E EVA6S32R S5U1C6SN0E2 KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA623E	S5U1C623E0E
EVA6251R S5U1C62N51E1 EVA6256 S5U1C62N56E EVA6262 S5U1C62620E EVA6266 S5U1C6260E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N81E EVA6281 S5U1C62N81E EVA6287 S5U1C62N82E EVA62M1 S5U1C62T30E EVA62T3 S5U1C6S2N72 EVA6S32R S5U1C6SN2E2 ICE62R S5U1C60N03K KIT6004 S5U1C60N04K	EVA6247	S5U1C62470E
EVA6256 S5U1C62N56E EVA6262 S5U1C62620E EVA6266 S5U1C62660E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6248	S5U1C62480E
EVA6262 S5U1C62620E EVA6266 S5U1C62660E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6251R	S5U1C62N51E1
EVA6266 S5U1C62660E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6256	S5U1C62N56E
EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C6C900H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6262	S5U1C62620E
EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S227 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C6C000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6266	S5U1C62660E
EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S227 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C6C2000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6274	S5U1C62740E
EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6281	S5U1C62N81E
EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6282	S5U1C62N82E
EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA62M1	S5U1C62M10E
EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA62T3	S5U1C62T30E
ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6S27	S5U1C6S2N7E
KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6S32R	S5U1C6S3N2E2
KIT6004 S5U1C60N04K	ICE62R	S5U1C62000H
	KIT6003	S5U1C60N03K
KIT6007 S5U1C60N07K	KIT6004	S5U1C60N04K
	KIT6007	S5U1C60N07K

^{*2:} Actual versions are not written in the manuals.

S1C621A0 • Technical Hardware

CONTENTS

CHAPTER 1	DESCRIPTION I-1				
	1.1	Features	I-1		
	1.2	Block Diagram	I-3		
	1.3	Pin Configuration	I-4		
	1.4	Pin Description	I-5		
CHAPTER 2	CPU	, ROM AND RAM	I-6		
	2.1	CPU	I-6		
	2.2	ROM	I-6		
	2.3	RAM	I-7		
CHAPTER 3	PERI	PHERAL CIRCUITS	I-8		
	3.1	Memory Map	I-8		
	3.2	Power Supply Oscillation circuit power supply (VS1) LCD power supply	I-13		
	3.3	Oscillation Circuit	I-16		
	3.4	Input Ports (K00–K03, K10–K13)	I-18 I-19		
	3.5	Output Ports (R00–R03, R10–R13, R20)	I-20 I-21		
	3.6	I/O Ports (P00–P03) Output data Input data I/O control (IOC) register Notes on operation with pull-up resistors	I-25 I-26 I-26		

•	3.7	Segment assignment	
		Timer	I-31 I-31 I-32 I-33 I-34
		REM control registers Soft-timer mode Hard-timer mode Initializing REM circuit REM circuit programming notes	I-38 I-40 I-46
3	3.10	AMP and SVD AMP (MOS input analog comparator)	I-49
3	3.11	Interrupt and Halt Interrupt request Interrupt mask register Interrupt vector	I-53 I-57
		Initial Reset	I-60 I-61 I-62 I-62 I-63 I-63
		Test Input Pin (TEST) Lower Current Dissipation	
CHAPTER 4 1	TYPIC	CAL EXTERNAL CONNECTION	I-66

CHAPTER 5	ELEC	CTRICAL CHARACTERISTICS	I-67
	5.1	Absolute Maximum Ratings	I-67
	5.2	Recommended Operating Conditions	I-67
	5.3	DC Characteristics	I-68
	5.4	Analog Circuit Characteristics and Current Dissipation	I-69
	5.5	Oscillation Characteristics	I-70
	5.6	Input Current Characteristics (For Reference)	I-72
	5.7	Output Current Characteristics (For Reference)	I-74
CHAPTER 6	PAC	CKAGE	I-76
	6.1	Plastic Package	I-76
	6.2	Ceramic Package for Test Sample	I-77
CHAPTER 7	PAC	LAYOUT	I-78
	7.1	Pad Layout Diagram	I-78
	7.2	Pad Coordinates	I-79
CHAPTER 8		ERENCES BETWEEN S1C621A0 AND S1C6214 evious number, discontinued product)	I-80
	8.1	Description	I-80
	8.2	Differences	I-80 I-82

CHAPTER 1 DESCRIPTION

The S1C621A0 is a single-chip microcomputer which uses an S1C6200A CMOS 4-bit CPU as the core. It contains a 4,096 (words) \times 12 (bits) ROM, 208 (words) \times 4 (bits) RAM, LCD driver circuit, remote-control carrier output circuit, time base counter, analog comparator, and watchdog timer.

The S1C621A0 offers a superb solution to infrared remote controller and other applications requiring low power consumption.

1.1 Features

• ROM size: $4.096 \text{ words} \times 12 \text{ bits}$

RAM size: 208 words × 4 bits

• Clock: 32.768 kHz or 455 kHz (selected by software)

Instruction execution

time:

32 kHz operation 153, 214 or 366 μsec (depending on instructions) 455 kHz operation 11, 15 or 26 μsec (depending on instructions)

Instruction set: 100 instructions

• Input ports: 8 ports (with or without pull-up resistor)

Output ports: 9 ports (clock output and buzzer output possible by

using mask option)

I/O ports: 4 ports

Infrared remote-control 1 output

output:

• LCD drivers: 32 segment × 3 common outputs

32 segment \times 4 common outputs

(Duty 1/3 or 1/4 selected by using mask option)

Crystal oscillation circuit: 32.768 kHz

• Ceramic oscillation 455 kHz (Alternative selections of either not using this

circuit or using CR oscillation circuit instead is

possible by using mask option)

Interrupts:

circuit:

External 2 input interrupts

Internal 3 timer interrupts (32 Hz, 8 Hz or 2 Hz)

1 remote control output control interrupt

SVD built-in: Detection voltage 2.3 V

• Power supply: 3 V (2.2 V to 3.5 V)

· Current consumption

(Typ.):

32 kHz operation 2 µA in halt mode

 $9 \mu A$ in full run mode

455 kHz operation 130 μA

• Supply form: QFP5-80pin, QFP14-80pin or chip

1.2 Block Diagram




Fig. 1.2.1 S1C621A0 Block Diagram

1.3 Pin Configuration

QFP5-80pin (plastic)




Fig. 1.3.1 S1C621A0 Pin Configuration (QFP5-80pin)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	SEG16	21	COM0	41	OSC4	61	K11
2	SEG15	22	CC	42	Vs1	62	K12
3	SEG14	23	CB	43	R00	63	K13
4	SEG13	24	CA	44	R01	64	TEST
5	SEG12	25	VL3	45	R02	65	N.C.
6	SEG11	26	VL2	46	R03	66	SEG31
7	SEG10	27	RESET	47	R10	67	SEG30
8	SEG9	28	VADJ	48	R11	68	SEG29
9	SEG8	29	V _{L1}	49	R12	69	SEG28
10	SEG7	30	R33(REM)	50	R13	70	SEG27
11	SEG6	31	RSTOUT	51	R20	71	SEG26
12	SEG5	32	AMPP	52	P00	72	SEG25
13	SEG4	33	AMPM	53	P01	73	SEG24
14	SEG3	34	AOUT	54	P02	74	SEG23
15	SEG2	35	VDD	55	P03	75	SEG22
16	SEG1	36	N.C.	56	K00	76	SEG21
17	SEG0	37	OSC1	57	K01	77	SEG20
18	COM3	38	OSC2	58	K02	78	SEG19
19	COM2	39	Vss	59	K03	79	SEG18
20	COM1	40	OSC3	60	K10	80	SEG17

N.C. = No Connection

QFP14-80pin (plastic)




Fig. 1.3.2 S1C621A0 Pin Configuration (QFP14-80pin)

Pin No.	Pin Name						
1	CB	21	R01	41	TEST	61	SEG14
2	CA	22	R02	42	N.C.	62	SEG13
3	VL3	23	R03	43	SEG31	63	SEG12
4	VL2	24	R10	44	SEG30	64	SEG11
5	RESET	25	R11	45	SEG29	65	SEG10
6	Vadj	26	R12	46	SEG28	66	SEG9
7	VL1	27	R13	47	SEG27	67	SEG8
8	R33(REM)	28	R20	48	SEG26	68	SEG7
9	RSTOUT	29	P00	49	SEG25	69	SEG6
10	AMPP	30	P01	50	SEG24	70	SEG5
11	AMPM	31	P02	51	SEG23	71	SEG4
12	AOUT	32	P03	52	SEG22	72	SEG3
13	Vdd	33	K00	53	SEG21	73	SEG2
14	OSC1	34	K01	54	SEG20	74	SEG1
15	OSC2	35	K02	55	SEG19	75	SEG0
16	Vss	36	K03	56	SEG18	76	COM3
17	OSC3	37	K10	57	SEG17	77	COM2
18	OSC4	38	K11	58	SEG16	78	COM1
19	Vs1	39	K12	59	N.C.	79	COM0
20	R00	40	K13	60	SEG15	80	CC

N.C. = No Connection

1.4 Pin Description

Table 1.4.1 Pin Description

5: 1:	Pin	No.		
Pin Name	QFP5-80	QFP14-80	In / Out	Function
V _{DD}	35	13	I	Power supply (+)
Vss	39	16	I	Power supply (-)
Vsı	42	19	_	Oscillation circuit power supply
				(about VDD -2.0 V)
Vl1	29	7	_	LCD power supply (VDD -VL)
V _{L2}	26	4	_	LCD booster supply (VDD -2VL)
VL3	25	3	_	LCD booster supply (VDD -3VL)
CA-CC	22–24	1, 2, 80	_	LCD booster capacitor connection pin
Vadj	28	6	I	VL input adjustment pin
OSC1	37	14	I	Crystal oscillation input pin
OSC2	38	15	О	Crystal oscillation output pin
				(include drain capacitor)
OSC3	40	17	I	Ceramic or CR oscillation input pin
				(selected by using mask option)
OSC4	41	18	О	Ceramic or CR oscillation output pin
				(selected by using mask option)
COM0-3	18–21	76–79	О	LCD common outputs (duty 1/3 or 1/4
				selected possible by using mask option)
SEG0-31	1–17	43–58	О	LCD segment outputs (DC output
	66–80	60–75		possible by using mask option)
AMPP	32	10	I	Analog comparator non-inverted input pin
AMPM	33	11	I	Analog comparator inverted input pin
AOUT	34	12	О	Analog comparator output pin
TEST	64	41	I	Test input pin
RESET	27	5	I	Initial reset input pin
K00-03	56–59	33–36	I	Input pins
K10-13	60–63	37–39	I	Input pins
P00-03	52–55	29–32	I/O	I/O pins
R00-03	43–46	20–23	О	Output pins
				(R12 : DC, FOUT or \overline{BZ} selected
R10–13	47–50	24–27		by using mask option)
				(R13 : DC or BZ selected by using
R20	51	28		mask option)
R33 (REM)	30	8	О	Remote control carrier output pin
RSTOUT	31	9	О	Initial reset output pin

CHAPTER 2 CPU, ROM AND RAM

2.1 CPU

The S1C621A0 uses an S1C6200A 4-bit CPU as the core and therefore has nearly the same register composition and instruction set as other family processors using the S1C6200A core CPU. (For details of the S1C6200A, see the "S1C6200/6200A Core CPU Manual".)

Due to features such as the ROM/RAM size and two clock operating modes, the S1C621A0 differs from the S1C6200A in the following points:

- (1) The index registers IX and IY each consist of 8 bits as the RAM can be addressed on a 8-bit basis. (The register has no 4-bit page part.) Therefore, the instructions relating to XP and YP ("PUSH XP", "PUSH YP", "LD XP,r", "LD YP,r", "LD r,XP" and "LD r,YP") cannot be used with the S1C621AO.
- (2) The S1C621A0 does not support the sleep mode. The SLP instruction is therefore unavailable with the S1C621A0.
- (3) Since the ROM had a size of 4,096 words, no bank bit is required. The S1C621A0 thus uses no PCB or NBP registers.

2.2 **ROM**

The S1C621A0 has a mask ROM for storage of programs. Its size is 4,096 words \times 12 bits.

The program area consists of 16 pages, each having 256 steps. After initial reset, the program starting address is page 1, step 0. The interrupt vector addresses range from steps 01H to 0FH of page 1.

2.3 **RAM**

This RAM stores various data. It is also used as a stack area from which subroutines are called or into which registers are saved. As the size of the RAM is $208 \text{ words} \times 4 \text{ bits}$, the stack area must be set at addresses up to CFH. (For the RAM map, see section 3.1 "Memory Map".)

In programming the RAM, it is necessary that the data area be separated from the stack area. (A stack area of 3 words is needed for subroutine call, interrupt handling, etc.)

The RAM area at addresses from 00H to 0FH accommodates memory registers which are addressed by the register pointer RP.

CHAPTER 3 PERIPHERAL CIRCUITS

All peripheral circuits (timer, I/O, etc.) of the S1C621A0 are configured in memory-mapped I/O form, and can be controlled by using memory operation instructions. This section describes the operation of each peripheral circuit in detail.

3.1 Memory Map

The data memory (RAM) of the S1C621A0 has an address space of 256 words, of which the high-order 48 words are allocated to the peripheral circuits.

Figure 3.1.1 shows the S1C621A0 memory map. Tables 3.1.1(a) to 3.1.1(d) gives details of the I/O memory map (addresses from 0F0H to 0FFH).

Address	Low																
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
Page	High																
	0	MO	M1	M2	МЗ	M4	M5	M6	M7	M8	М9	MA	MB	МС	MD	ME	MF
	1																
	2																
	3																
	4																
	5																
	6		RAM (208 words x 4 bits)														
	7		R/W														
0	8																
	9																
	Α																
	В																
	С																
	D	Display memory (32 words x 4 bits)															
	Е								V				,				
	F		I/O memory [See Tables 3.1.1(a)-3.1.1(d)]														

Fig. 3.1.1 Memory Map

Note Memory is not mounted in unused area within the memory map and in memory area not indicated in this chapter. For this reason, normal operation cannot be assured for programs that have been prepared with access to these areas.

Table 3.1.1(a) I/O memory map (0F0H-0F3H)

Address		Regi	ster						Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	REMSO	IREM	IK1	IK0	REMSO	0	On	Off	Forced REM output (on/off)
	R/W		R		IREM	х	Yes	No	Interrupt factor flag (REM) Clear to 0 after read
0F0H					IK1	0	Yes	No	Interrupt factor flag (K10–K13) Clear to 0 after read
					IK0	0	Yes	No	Interrupt factor flag (K00–K03) Clear to 0 after read
	WDRST	TI2	TI8	TI32	WDRST	Clear	Clear	-	Watchdog timer reset
.=	W R				TI2	0	Yes	No	Interrupt factor flag (Timer 2 Hz) Clear to 0 after read
0F1H					TI8	0	Yes	No	Interrupt factor flag (Timer 8 Hz) Clear to 0 after read
					Tl32	0	Yes	No	Interrupt factor flag (Timer 32 Hz) Clear to 0 after read
	REMC	EIREM	EIK1	EIK0	REMC	1	On	Off	REM carrier generation on/off
0F2H		R/	W		EIREM	0	Enable	Mask	Interrupt mask register (REM)
01 211					EIK1	0	Enable	Mask	Interrupt mask register (K10–K13)
					EIK0	0	Enable	Mask	Interrupt mask register (K00–K03)
	TMRUN	ETI2	ETI8	ETI32	TMRUN	0	Run	Clear & Stop	Timer Run/Clear & Stop
0F3H	R/W		ETI2	0	Enable	Mask	Interrupt mask register (Timer 2 Hz)		
UF3H					ETI8	0	Enable	Mask	Interrupt mask register (Timer 8 Hz)
					ETI32	0	Enable	Mask	Interrupt mask register (Timer 32 Hz)

Table 3.1.1(b) I/O memory map (0F4H-0F7H)

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	TM03	TM02	TM01	TM00	TM03	0			Timer data (low-order) 16 Hz
0F4H		I	R		TM02	0			Timer data (low-order) 32 Hz
UF4H					TM01	0			Timer data (low-order) 64 Hz
					TM00	0			Timer data (low-order) 128 Hz
	TM13	TM12	TM11	TM10	TM13	0			Timer data (High-order) 1 Hz
0F5H	R			TM12	0			Timer data (High-order) 2 Hz	
01-311					TM11	0			Timer data (High-order) 4 Hz
					TM10	0			Timer data (High-order) 8 Hz
	SVDDT	SVDON	CLKCHG	OSCC	SVDDT	-	Normal	Low voltage	SVD data (1 when SVDON = 0)
0F6H	R		R/W		SVDON	0	On	Off	SVD circuit on/off
UFOR					CLKCHG	0	OSC1	OSC3	CPU CLK change OSC1/OSC3
					oscc	1	On	Off	OSC3 oscillation on/off
	RCDIV	RCDUTY	RT1	RT0	RCDIV	х			REM carrier cycle set
0F7H	R/W		RCDUTY	х			REM carrier duty set		
01-711					RT1	х			REM τ-cycle set
				RT0	х			REM τ-cycle set	

Table 3.1.1(c) I/O memory map (0F8H-0F9H, 0FAH-0FBH)

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	RIC3	RIC2	RIC1	RIC0	RIC3	х			REM interrupt counter set (τ clock) (all :1 after count completed)
0F8H		V	V		RIC2	x			(an . r arter count completed)
01 011					RIC1	х			
			,		RIC0	х			
	ROUT1	ROUT0	MF91	MF90	ROUT1	0			REM output-on time set (0 τ – 3 τ)
0F9H	R/W				ROUT0	0			REM output-on time set (0 τ – 3 τ)
01 011					MF91	х			General-purpose register (bit)
		,			MF90	х			General-purpose register (bit)
	K03	K02	K01	K00	K03	_	High	Low	Input port (fall : interrupt factor)
0FAH		F	₹		K02	_	High	Low	Input port (fall : interrupt factor)
UFAIT					K01	-	High	Low	Input port (fall : interrupt factor)
					K00	-	High	Low	Input port (fall : interrupt factor)
	K13	K12	K11	K10	K13	-	High	Low	Input port (fall : interrupt factor)
0FBH	R		K12	_	High	Low	Input port (fall : interrupt factor)		
					K11	_	High	Low	Input port (fall : interrupt factor)
				K10	-	High	Low	Input port (fall : interrupt factor)	


Table 3.1.1(d) I/O memory map (0FCH-0FFH)

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	R03	R02	R01	R00	R03	1	High	Low	Output port
0FCH		R	/W		R02	1	High	Low	Output port
UPCH					R01	1	High	Low	Output port
					R00	1	High	Low	Output port
	R13	R12	R11	R10	R13	1	High	Low	Output port
0FDH	R/W				R12	1	High	Low	Output port
OFDIT					R11	1	High	Low	Output port
					R10	1	High	Low	Output port
	P03	P02	P01	P00	P03	1	High	Low	I/O port (used as input port after initial reset)
0FEH		R	/W		P02	1	High	Low	I/O port (used as input port after initial reset)
OFEIT					P01	1	High	Low	I/O port (used as input port after initial reset)
					P00	1	High	Low	I/O port (used as input port after initial reset)
	OPDT	OPON	IOC	R20	OPDT	-	High	Low	Analog comparator data (0 or 1)
VEEN	R R/W		OPON	0	On	Off	Analog comparator on/off		
0FFH					IOC	0	Out	ln	I/O port control out/in
					R20	0	High	Low	Output port

3.2 Power Supply

The S1C621A0 is given 3 V by an single external power supply and generates voltages needed to operate its LCD driver and oscillation circuit.

A voltage reduction can be detected by the on-chip supply voltage detection circuit. (See section 3.10 "AMP and SVD".)



Power Supply Block
Diagram

Fig. 3.2.1

Oscillation circuit power supply (Vs1)

The S1C621A0 uses its on-chip voltage regulator to generate voltage level VS1 for stabilization of the oscillation circuit.

LCD power supply

The on-chip voltage regulator and booster are used to generate voltage levels (VDD, VL1, VL2 and VL3) needed to drive the LCDs.


VL2 is obtained by boosting VL1 two times and VL3 is obtained by boosting VL1 three times. VL1 can be adjusted by feeding it back to the VADJ pin through RA1 and RA2 as shown in Figure 3.2.2. VL (\approx VDD - VL1) is defined by following equation:

$$VL \approx 1 x (RA1 + RA2) / RA1$$

Example:

VL	Ra1	RA2
≈ 1 V	∞	Ω Ω
≈ 1.5 V	2 MΩ	1 MΩ

An LCD driving voltage suited to each LCD panel can be obtained by adjusting VL at the VADJ pin.



VADJ


Fig. 3.2.2 VL Adjust Circuit


3.3 Oscillation Circuit

The S1C621A0 contains an OSC1 (32.768 kHz) crystal oscillation circuit and an OSC3 (455 kHz) ceramic oscillation circuit*. Either the OSC1 or OSC3 can be selected as the CPU operation clock by software. Figures 3.3.1 and 3.3.2 show block diagrams of the oscillation circuit.

* By using the mask option it is possible to connect a CR oscillation circuit in place of the ceramic oscillation circuit, or it is possible to forgo the use of the OSC3 circuit.

Fig. 3.3.1
OSC1 Oscillation Circuit
(Crystal)






a) OSC3 - CR oscillation circuit

VDD CGC OSC3 OSC3 OSC3 OSCC OSCC OSCC OSCC

Fig. 3.3.2 OSC3 Oscillation Circuit

b) OSC3 - Ceramic oscillation circuit



c) OSC3 – "Not Use" is selected by mask option

Oscillation circuit control by software

As shown in Table 3.3.1, the oscillation circuit can be controlled by software using D1 and D0 at I/O memory address 0F6H.

Table 3.3.1 I/O Memory Map

Address		Reg	ister						Comment	
Address	D3	D2	D1	D0	Name	Init	1	0	Comment	
	SVDDT	SVDON	CLKCHG	OSCC	SVDDT	-	Normal	Low voltage	SVD data (1 when SVDON = 0)	
0F6H	R		R/W		SVDON	0	On	Off	SVD circuit on/off	
UFOR					CLKCHG	0	OSC1	OSC3	CPU CLK change OSC1/OSC3	
					oscc	1	On	Off	OSC3 oscillation on/off	

Note: Init = value at initial reset, x = undefined, - = not set on the circuit

The following two bits relate to the oscillation circuit control by software.

OSCC: OSC3 oscillation circuit drive control
 This bit controls OSC3 oscillation ON/OFF condition.
 OSC3 oscillation is ON when OSCC = 1 and OFF when
 OSCC = 0.

At initial reset, the OSC3 circuit is turned ON. The circuit must be turned ON when it is necessary to obtain a remote control carrier signal output or a faster CPU speed. In all other cases, the circuit must stay OFF to save power.

• CLKCHG: CPU clock frequency change

This bit selects either a CPU operation clock, OSC3 clock or OSC1 clock. The OSC3 clock is selected with CLKCHG = 0 and the OSC1 clock with CLKCHG = 1. At initial reset, the bit is 0 (OSC3 selected).

Table 3.3.2 lists the relation between the CPU clock frequency and instruction execution time.

Table 3.3.2 CPU Clock Frequency and Instruction Execution Time

CDLL clock from upper	Instruction execution time								
CPU clock frequency	5-clock instruction	7-clock instruction	12-clock instruction						
32.768 kHz	152.6 μs	213.6 μs	366.2 μs						
455 kHz	11.0 µs	15.4 μs	26.4 μs						

Programming notes

- (1) The OSC3 clock must not be selected unless its oscillation is stable.
- (2) It takes at least 5 ms for the OSC3 clock (if generated by the 455 kHz ceramic oscillation circuit) to become stable after it is switched from OFF to ON. When changing the CPU clock from OSC3 to OSC1, wait at least 5 ms after OSC3 oscillation turns ON.
- (3) When changing the CPU clock from OSC3 to OSC1 (32 kHz) at power-on, wait at least 3 seconds after the initial reset is cleared.
- (4) The time until OSC3 or OSC1 oscillation becomes stable depends on the characteristics, operating conditions and other factors of the externally connected oscillator. Before using an oscillator, check its characteristics and set a proper waiting time with sufficient margin.

3.4 Input Ports (K00-K03, K10-K13)

The S1C621A0 has two 4-bit general-purpose input ports (K00-K03 and K10-K13). As shown in Figure 3.4.1, each input port pin is provided with a pull-up and a feedback pull-up so that the port is suitable for push switch or key matrix switch input. As the pull-up can be removed by using mask option, the input port can also be used for slide switch input or interface with another LSI.




Fig. 3.4.1 Input Port Configuration

Input port data

Input port data can be read on a 4-bit basis (K00–K03, K10–K13) addressed 0FAH and 0FBH. Table 3.4.1 shows data assignments to the input port bits.

Table 3.4.1 I/O Memory Map

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Confinent
	K03	K02	K01	K00	K03	-	High	Low	Input port (fall : interrupt factor)
0FAH		!	R		K02	_	High	Low	Input port (fall : interrupt factor)
UFAH					K01	_	High	Low	Input port (fall : interrupt factor)
					K00	-	High	Low	Input port (fall : interrupt factor)
	K13	K12	K11	K10	K13	-	High	Low	Input port (fall : interrupt factor)
0FBH		l	R		K12	-	High	Low	Input port (fall : interrupt factor)
OI BIT					K11	-	High	Low	Input port (fall : interrupt factor)
					K10	-	High	Low	Input port (fall : interrupt factor)

Note: Init = value at initial reset, - = not set on the circuit

Input interrupt

An interrupt request to the CPU can be invoked by the falling edge of an input port pin. For details, see section 3.11 "Interrupts and Halt".

Programming note

If the Knm pin is used as an input with an on-chip pull-up resistor, the time constant of the input line capacitive load and on-chip pull-up resistor causes the logic level to change with a certain delay from the start of an input signal change.

For example, consider a key matrix combined with some N-channel open drain outputs where turning a switch ON causes the key scan program to start. Input data is read in such a way that all the N-channel open drain outputs, except one, are turned off to key-scan the input signal now at low level as a result of switch-on, and the switch between that output and the others is checked to determine has turned ON. Even with switch-off, however, reading data without a delay results in an input error (the input is at low level). To prevent this, data must be programmed to assure that it is read with a delay, or that all N-channel open drain outputs are turned OFF, followed by reading the input repeatedly to confirm that it returns to high level and turns one output ON, then read input data.

I-19

Please consider delay of inputs on the program.

3.5 Output Ports (R00-R03, R10-R13, R20)

The S1C621A0 has two 4-bit and one 1-bit general-purpose output ports. As shown in Figure 3.5.1, the output may take either complementary or N-channel open drain form (selected by using mask option). Even with an open drain output, however, the Rnm pin cannot be pulled up to above VDD level.




Fig. 3.5.1
Output Port Configuration

Output port data

The output port is a read/write register as shown in Figure 3.5.1. The data in the register is output by the output port pin. Table 3.5.1 shows data assignment to the output port bits on the memory map.

At initial reset, R00–R03 and R10–R13 are set to 1 and R20 to 0, is shown in the Table 3.5.1.

Table 3.5.1 I/O Memory Map

Address		Regi	ister						Comment
Addicoo	D3	D2	D1	D0	Name	Init	1	0	Comment
	R03	R02	R01	R00	R03	1	High	Low	Output port
0FCH		R/	W		R02	1	High	Low	Output port
UPCH					R01	1	High	Low	Output port
					R00	1	High	Low	Output port
	R13	R12	R11	R10	R13	1	High	Low	Output port
0FDH		R/	W		R12	1	High	Low	Output port
OFDIT					R11	1	High	Low	Output port
					R10	1	High	Low	Output port
	OPDT	OPON	IOC	R20	OPDT	-	High	Low	Analog comparator data (0 or 1)
0FFH	R		R/W		OPON	0	On	Off	Analog comparator on/off
UFFH					IOC	0	Out	ln	I/O port control out/in
				R20	0	High	Low	Output port	

Note: Init = value at initial reset, - = not set on the circuit

R12 and R13 (FOUT, BZ, \overline{BZ})

Among the output ports, R12 and R13 each have mask options (normally, DC output) as listed in Table 3.5.2.

Table 3.5.2 R12 and R13 Mask Options

Pin	Mask options
R12	DC, FOUT, \overline{BZ} ($\overline{fosc1/8}$, $\overline{fosc1/16}$)
R13	DC, BZ (fosc1/8, fosc1/16)

FOUT (frequency output divided OSC1 clock) becomes valid when 0 is written into the register, and appears a high-level DC output when 1 is written into the register (see Figure 3.5.2 at R12 pin).

BZ (buzzer) and \overline{BZ} become valid when 0 is written into the register, and appear a low-level DC output when 1 is written into the register (see Figure 3.5.2 at R-port pins).




Fig. 3.5.2 Configuration of R12 and R13


Note It is possible that hazard appear when the FOUT, BZ or \overline{BZ} output turns ON or OFF.

With FOUT selected, the pin provides the OSC1 oscillation clock (fosc1) or an OSC1 clock divided by 2 to 128 (selected by using mask option).

With BZ selected, the pin provides fOSC1 divided by 8 or 16 for driving a piezo-electric buzzer. A division ratio (8 or 16) can be selected by using the mask option i.e. when fOSC1 = 32 kHz, either 4 kHz or 2 kHz can be selected as fBZ.

 \overline{BZ} is the complementary output of BZ as shown in Figure 3.5.3. If BZ alone cannot develop an effective voltage high enough to drive the buzzer, \overline{BZ} is used with BZ to double the effective voltage.

The \overline{BZ} output can be used only when the BZ output is selected at port R13.



3.6 I/O Ports (P00-P03)

The S1C621A0 has a single 4-bit general-purpose I/O port. As shown in Figure 3.6.1, the Pnm pin works as an output port and it goes high or low levels when the value of the control register (IOC) is 1. The Pnm pin works as an input port and it goes to high-impedance state when the value of the control register is 0. (in this case, however, the Pnm pin is pulled up during and input operation under program control.)

At initial reset, the control register is set to 0 and the I/O port works as input.

Table 3.6.1 shows data assignment to the I/O port bits and the I/O control register on the memory map.




Fig. 3.6.1 I/O Port Configuration

Output data

The I/O port works as an output port when the control register is set to 1. The data at address 0FEH on the data memory is output to pins P00–P03.

Note When the data at address OFEH is read with the I/O port in the output mode, the data at the pin is directly loaded to the data bus. Note that, with the Pnm pin connected to a low-impedance load, the data stored in the data memory may differ from the data that is read.

Table 3.6.1 I/O Memory Map

Address		Reg	ister						Comment
/ ldul C33	D3	D2	D1	D0	Name	Init	1	0	Comment
	P03	P02	P01	P00	P03	1	High	Low	I/O port (used as input port after initial reset)
OFEH	R/W				P02	1	High	Low	I/O port (used as input port after initial reset)
UFER					P01	1	High	Low	I/O port (used as input port after initial reset)
					P00	1	High	Low	I/O port (used as input port after initial reset)
	OPDT	OPON	IOC	R20	OPDT	-	High	Low	Analog comparator data (0 or 1)
OFFH	R R/W				OPON	0	On	Off	Analog comparator on/off
					IOC	0	Out	In	I/O port control out/in
					R20	0	High	Low	Output port

Note: Init = value at initial reset, - = not set on the circuit

Input data

Independently of the value of the I/O control register, the I/O port reads the value of the Pnm pin as data. Only during the read operation, the Pnm pin is pulled up (see Figure 3.6.1). This means that, in the input mode, the I/O port reads the data given to the Pnm pin and, in the output mode, reads the data loaded from the Pnm register to the Pnm pin.

I/O control (IOC) register

A register (named IOC) which controls the output state of the I/O port (Pnm) on a 4-bit basis is assigned to 0FFH, D1 on the memory map. With 1 set in this register, the I/O port (Pnm) works as output. With 0 set in the register, the I/O port is a high-impedance state and can accept external data, and pulled up only on reading operation. At initial reset, the IOC register is set to 0.

Notes on operation with pull-up resistors

With the Pnm pin used as input and the on-chip pull-up resistor connected to it, an input error will result if the time constant of the input line capacitive load and the on-chip pull-up resistor is greater than the read time. Although the pull-up time equals 1.5 times the wavelength of the system clock, it is necessary to limit the potential at the pin to within 0.5 times the wavelength. If this condition cannot be satisfied, an externally connected pull-up resistor must be used or the read operation repeated as many times as necessary.

3.7 LCD Driver (COM0-COM3, SEG0-SEG31)

The S1C621A0 has four common pins and 32 segment pins, which can drive a maximum of 128 (32×4) segments LCD. The LCD driving power is generated on-chip and need not be supplied by an external source (see section 3.2 "Power Supply"). The LCDs are dynamically driven with a 1/4 duty using four voltages (VDD, VL1, VL2 and VL3). (A 1/3 duty can also be used by using mask option.) The frame frequency is 1/512 times the OSC1 oscillation frequency in the 1/4 duty mode, and 1/384 times in the 1/3 duty mode. Table 3.7.1 shows the differences LCD driving mode options. Figures 3.7.1 and 3.7.2 show 1/3 and 1/4 duty mode driving waveforms.

Table 3.7.1 LCD Drive Mode Options

D	uty	COM pins used	Max. number of segments	Frame frequency	When fosc1 = 32 kHz
1	1/4	COM0-COM3	128 (32 × 4)	fosc1 / 512	64 Hz
1	1/3	COM0-COM2	96 (32 × 3)	fosc1 / 384	85 Hz





Fig. 3.7.1 1/3 Duty Mode Driving Waveforms



Segment assignment

Segment data is programmed at the display memory (writeonly) addresses from 0D0H to 0EFH on the memory map. Writing 1 to the display memory turns on the associated LCD segment, and writing 0 turns off the associated LCD segment.

Any address and data and data bit can be assigned to a segment pin (SEG0–SEG31) by using mask option as long as they are written to within the above memory space. This allows design of a very flexible LCD panel. Figure 3.7.3 shows the relation between LCD segments and memory for 1/3 duty operation, for example.

Address		Data								
Address	D3	D2	D1	D0						
0ECH	d	с	b	a						
0EDH	p	g	f	e						
0EEH	d'	c'	b'	a'						
0EFH	p'	g'	f'	e'						

Display memory assignment table

		Common 0	Common 1	Common 2
	SEG10	EC, D0	ED, D1	ED, D0
		(a)	(f)	(e)
•	SEG11	EC, D1	ED, D2	EC, D3
		(b)	(g)	(d)
	SEG12	EF, D1	EC, D2	ED, D3
		(f')	(c)	(p)

Pin assignment table






Fig. 3.7.3
Segment Assignment
— LCD Panel Example

The segment pins (SEG0–SEG31) can be DC output in units of two segment pins (binary output of VDD and VSS) by using the mask option. The output data corresponds to the common 0 of each segment pin.

3.8 Timer

The S1C621A0 has a built-in timer using the OSC1 clock as its source oscillation frequency. The timer can be controlled by the data memory at addresses from 0F3H to 0F5H.

The information given in this section is based on foSC1 = 32.768 kHz. For a system which uses an oscillator having any other frequency at OSC1, substitute the appropriate value for 32.768 kHz throughout this section.

Timer memory map

Table 3.8.1 I/O Memory Map

Address		Reg	ister						. Comment
71001000	D3	D2	D1	D0	Name	Init	1	0	Comment
	WDRST	Tl2	TI8	TI32	WDRST	Clear	Clear	-	Watchdog timer reset
	W	W R				0	Yes	No	Interrupt factor flag (Timer 2 Hz) Clear to 0 after read
0F1H					TI8	0	Yes	No	Interrupt factor flag (Timer 8 Hz)
					TI32	0	Yes	No	Clear to 0 after read Interrupt factor flag (Timer 32 Hz)
									Clear to 0 after read
	TMRUN ETI2 ETI8 ETI32				TMRUN	0	Run	Clear & Stop	Timer Run/Clear & Stop
0F3H	R/W				ETI2	0	Enable	Mask	Interrupt mask register (Timer 2 Hz)
01 011					ETI8	0	Enable	Mask	Interrupt mask register (Timer 8 Hz)
					ETI32	0	Enable	Mask	Interrupt mask register (Timer 32 Hz)
	TM03	TM02	TM01	TM00	TM03	0			Timer data (low-order) 16 Hz
0F4H			₹		TM02	0			Timer data (low-order) 32 Hz
01 411					TM01	0			Timer data (low-order) 64 Hz
					TM00	0			Timer data (low-order) 128 Hz
	TM13	TM12	TM11	TM10	TM13	0			Timer data (High-order) 1 Hz
0F5H	R				TM12	0			Timer data (High-order) 2 Hz
01311					TM11	0			Timer data (High-order) 4 Hz
					TM10	0			Timer data (High-order) 8 Hz

Note: Init = value at initial reset, x = undefined, - = not set on the circuit

• ETI32: Interrupt mask register (Timer 32 Hz)

D0 = 0 Disable a 32 Hz interrupt request

D0 = 1 Enable a 32 Hz interrupt request

• ETI8: Interrupt mask register (Timer 8 Hz)

D1 = 0 Disable a 8 Hz interrupt request

D1 = 1 Enable a 8 Hz interrupt request

• ETI2: Interrupt mask register (Timer 2 Hz)

D2 = 0 Disable a 2 Hz interrupt request

D2 = 1 Enable a 2 Hz interrupt request

• TMRUN: Timer circuit control

D3 = 0 Reset state (Clear and stop)

D3 = 1 Increment state (run)

• TM03-TM00: Timer data (low-order)

TM00 128 Hz TM01 64 Hz TM02 32 Hz TM03 16 Hz

• TM13-TM10: Timer data (high-order)

TM10 8 Hz TM11 4 Hz TM12 2 Hz TM13 1 Hz

Timer data

The timer is an 8-bit binary counter. Software can read signals of 128 Hz to 1 Hz from the timer. The four bits of 128 Hz to 16 Hz are read through the data memory at address 0F4H, and the four bits of 8 Hz to 1 Hz through the data memory at address 0F5H. Figure 3.8.1 shows the timer timing chart.




Fig. 3.8.1 Timing Chart of Timer

Timer interrupt request

The timer sets an interrupt factor flag (the low-order three bits of address 0F1H: TI32, TI8, TI2) to 1 at the falling edge of a 32 Hz, 8 Hz or 2 Hz signal, thus generating an interrupt request signal to the CPU. The interrupt request signal can be masked for each frequency using the low-order three bits of address 0F3H. In other words, ETI32, ETI8 and ETI2 enable or disable a 32 Hz interrupt request, an 8 Hz interrupt request and a 2 Hz interrupt request, respectively. The interrupt factor flag is a read-only register. When it is read, its contents are cleared to 0. Read this register in DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address. At initial reset, all of the 32 Hz, 8 Hz and 2 Hz interrupt requests are disabled.

I-33

Timer reset

The timer can be reset by using D3 (TMRUN) of data memory as address 0F3H.

With TMRUN at 0, the timer is in reset state (all time outputs are 0). With TMRUN at 1, the timer is in the increment state. At initial reset, TMRUN is 0 and the timer is in reset state.

Note The timer is a read-only register, in which no data can be stored. It uses the OSC1 output as its source oscillation frequency, and is unaffected by the OSC3 oscillation output.

3.9 Remote LED Control (R33, REM)

The S1C621A0 has an REM output pin which drives remotecontrolled LEDs. The pin provides a low-level output while the REM output is off. (See Figure 3.9.1.)





Fig. 3.9.1 Remote LED Control Circuit

In the infrared remote control generally used with household equipment, the transmission code is modulated in PPM process and the resulting signal is used for amplitude modulation (AM) of a carrier of about 38 kHz before transmission on infrared rays.



Transmission

Lower remote-control current consumption is ensured with a carrier duty ratio less than 1/2.

The S1C621A0 supports the following functions to implement remote-controlled transmission:

 A carrier frequency(fcarrier) can be set to a frequency 1/8 or 1/12 times the ceramic oscillator frequency (OSC3) by software. (division ratio 1)

Note If an option is selected without use of OSC3, the OSC1 clock (instead of the OSC3 clock) is introduced into the REM circuit.

For an option selected without using OSC3, the term "OSC3" should read "OSC1" in the description that follows.

- A carrier duty can be selected by software from the four different values.
- Software supports two timer control modes: named soft-timer mode and hard-timer mode. In the soft-timer mode (software timer control mode), the ON/OFF timing of carriers is controlled by software. In the hard-timer mode (hardware timer control mode), software sets the ON-time, then hardware generates a waveform and an interrupt (REM interrupt) each time one bit is transmitted.

Table 3.9.1 summarizes the differences between the softtimer mode and the hard-timer mode.

Table 3.9.1
Characteristics of Soft-timer and Hard-timer Control Modes

Item	Soft-timer mode	Hard-timer mode
Processing of other	Difficult	Possible
routines during REM		
output		
Reference cycle (τ)	Source oscillation	Source oscillation
sway during REM	sway and errors	sway only
transmission	caused by instruction	
	cycles	
Setting of REM	Variable to	Fixed to
output width	any width	several width
Relation between REM	Variable	Fixed to
reference cycle and		several cycles
moduration frequency		
cycle		
Carrier waveform	Duty slightly	Stabilized at
	disturbed before	setting
	and after ON time	

REM control registers

Table 3.9.2 REM Control Registers

				Contro	olled by	
Address	Data bit	R/W	Name	Software timer mode	Hardware timer mode	Contents
0F0H	D3	R/W	REMSO	0		0: Forced REM output off.
						(at initial reset)
						1: Forced REM output on.
						Writing 1: Carrier counter is forced
						to be reset and started (for hardware
						timer, must be fixed at 0).
0F0H	D2	R	IREM		0	REM interrupt factor flag
						(undefined at initial reset)
						1: interrupt request
0F2H	D3	R/W	REMC	0	0	0: Turns REM carrier circuit off.
						1: Turns REM carrier circuit on.
						(at initial reset)
0F2H	D2	R/W	EIREM		0	REM interrupt mask register
						0: Disables (masks) interrupt
						1: Enables interrupt
0F7H	D3	R/W	RCDIV	0	0	Sets REM carrier interval
	D2	R/W	RCDUTY			and duty ratio.
						RCDIV RCDUTY Frequency division ratio 1 Duty
						0 0 1/8 1/4
						0 1 1/8 3/8
						1 0 1/12 1/3 1 1 1/12 1/4
						(Division ratio 1 = fcarrier/fosc3)
0F7H	D1	R/W	RT1		0	Sets REM reference cycle (τ).
	D0	R/W	RT0			RT1 RT0 Frequency division ratio 2
						0 0 1/12
						0 1 1/16
						1 0 1/20
						1 1 1/32
						(Division ratio $2 = f\tau/f$ carrier)
0F8H	D3	W	RIC3		0	Sets count in interrupt counter.
	D2	W	RIC2			Counts on each time data is written.
	D1	W	RIC1			Writing 0FH is prohibited.
	D0	W	RIC0			Writing in software timer mode
						is prohibited.
0F9H	D3	R/W	ROUT1		0	Sets REM output width (τ count).
	D2	R/W	ROUT0			Operateds only once each time data
						is written.
						Writing in software timer mode
						is prohibited.

Soft-timer mode

The soft-timer mode supported by the S1C621A0 uses a timer program which directly controls the duration, etc. of REM output modulation carriers generated by hardware.

The control registers used to implement the soft-timer mode are REMC, RCDIV, RCDUTY and REMSO. (See Figure 3.9.3.)




Fig. 3.9.3 Block Diagram of REM Circuit (Soft-timer Mode)

• REMC Register (0F2H, D3)

Setting the REMC bit to 0 causes the REM circuit to stop to save power. With the REMC bit at 1, the OSC3 clock is introduced into the carrier generator circuit making the REM circuit operational. At initial reset, the REMC bit is set to 1 for initializing the carrier generator. The bit must not be set to 0 until after initialization (within 32 machine cycles).

• RCDIV and RCDUTY Registers (0F7H, D2, D3)

A REM carrier is generated by dividing the OSC3 clock. The RCDIV and RCDUTY registers are used to set a division ratio and a duty. (See Table 3.9.3.)

The registers can be written to only while the REM circuit is OFF (except for initialization). An error will result if they are set at any other time.


Once data has been written into the RCDIV and RCDUTY registers, carriers will be generated with the same division ratio and the same duty ratio. Figure 3.9.4 shows the waveforms of the OSC3 clock and carriers with different division ratios and duties.

Table 3.9.3 Division Ratio and Duty

RCDIV	RCDUTY	Division ratio 1	Duty
0	0	1 / 8	1/4
0	1	1 / 0	3/8
1	0	1 / 12	1/3
1	1	1 / 12	1/4

• REMSO Register (0F0H, D3)

The REMSO register provides REM output ON/OFF control. It is set to 0 at initial reset. Writing 1 in the REMSO bit causes the carrier generator to restart from a reset state and a carrier wave to be output at the REM pin. Writing 0 in the bit makes the REM pin go low.



Hard-timer mode

With REM ON/OFF operations under soft-timer mode, the CPU is forced to devote the greater part of its time to them so that it has no flexibility for execution of other routines. To alleviate this problem, the S1C621A0 supports hardware REM control mode.

In the hard-timer mode, hardware automatically generates REM according to the REMOUT time tro (REM-ON time) and REM interrupt time tri which are defined by software. The hardware uses a REM interrupt to inform the timer that transmission of one bit is completed.

While the REM circuit is ON, the software timer sets the next REMOUT time. This assures that REM can be output in stable cycles. (See Figure 3.9.5.)




Figure 3.9.6 shows a block diagram of the REM circuit used under hard-timer mode.




Fig. 3.9.6 Block Diagram of REM Circuit (Hard-timer Mode)

Following is a description of the associated registers (see the block diagram):

Carrier Generator

This block is the same circuit as used in the soft-timer mode. The associated registers are REMC, RCDIV and RCDUTY all of which are set in the same way as in the soft-timer mode. The difference is that the REMSO register must be fixed at 0.

• τ (Reference Cycle) Generator


This block generates the cycle τ which gives a reference time for REMOUT and REM interrupts. The reference cycle τ is produced by dividing the REM carrier frequency.

The division ratio is defined by RT1 (0F7H, D1) and RT0 (0F7H, D0). (See Table 3.9.4.)


Table 3.9.4 Division Ratio

RT1	RT0	Division ratio 2
0	0	1 / 12
0	1	1 / 16
1	0	1 / 20
1	1	1 / 32

Once values have been set in these registers, subsequent cycles will be generated with the same division ratio. Note that they can be set only while the REM circuit is OFF (except for initialization). (An error will result if the registers are set at any other time.) Figure 3.9.7 shows the τ -waveform with the division ratio 2 set at 1/12.



When the REMC is set to 0, the REM circuit stops synchronously with τ . This timing is shown in Figure 3.9.8.



Maximum of 384 machine cycles* are required until the REM circuit stops after the REMC is set to 0. Even if the CPU clock is changed from OSC3 to OSC1 after the REMC = 0, OSC3 must not be turned OFF before the REM circuit stops.

* This time depends on the value of the set τ cycle. If a shorter τ cycle is set, the maximum time required for the REM circuit to stop after REMC = 0 is shortened.


REMOUT Time Generator

This hardware block generates REMOUT time tro. This circuit starts operating at the rise of the τ -waveform each time data is written into the REMOUT time setting registers ROUT1 (0F9H, D3) and ROUT0 (0F9H, D2). The circuit automatically stops after the set time elapses.


The REMOUT time tro is defined by the following equation:

$$t_{RO} = (ROUT1 \times 2 + ROUT0) \times \tau$$

The values set in the ROUT1 and ROUT0 registers are taken into the REM time generator synchronously with the rise of a τ -waveform. For this reason, avoid writing data into the ROUT1 and ROUT0 registers during one carrier cycle immediately before and after the rise of the τ -waveform.



If the REM circuit is restarted from OFF state with REMC = 0, the timing of the τ -waveform rises one carrier before the set division ratio 2. (See Figures 3.9.9 and 3.9.10.)



• REM Interrupt Counter and REM Interrupt Control

The REM circuit can make an interrupt request to inform the software of how REM operations are progressing. Interrupt timing is set by writing data into the count setting register (0F8H, D3–D0) of the REM interrupt counter (RIC).

The time until an interrupt request occurs (trl) is given by:

 $t_{RI} = t_{RIC} + (1 \pm 1 \text{ instruction cycle})$

Where t_{RIC} is the time set by the RIC register ($n \times \tau$). The relation between the RIC register and t_{RIC} is:

$$t_{RIC} = (RIC3 \times 2^3 + RIC2 \times 2^2 + RIC1 \times 2 + RIC0) \times \tau$$

As with the REMOUT time circuit, the REM interrupt counter starts counting synchronously with the rising edge of the τ -waveform. The interrupt control circuit generates a REM interrupt synchronously with the τ -wave when the count is completed. (See Figure 3.9.11.)




Fig. 3.9.11 REM Interrupt Timing

Once data has been written in the RIC register, avoid writing other data into the register before a REM interrupt occurs (which would otherwise cause an invalid interrupt).

The values allowed for the RIC register are 0 to EH.

Other Registers

EIREM (0F2H, D2) and IREM (0F0H, D2) are also the registers that are used with the hardware timer control mode.

The EIREM register controls REM interrupt masking. It masks (invalidates) an interrupt request when it is 0, and validates an interrupt request when it is 1.

The IREM register is read to have software check the presence or absence of a REM interrupt. An interrupt is absent when IREM is 0, and present when it is 1. The REM interrupt factor flag is cleared when the register is read. Read the IREM register in DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

Initializing REM circuit

The following programming steps are needed to initialize the REM circuit (τ clock, REM interrupt circuit) under software control:

- (1) Write data at addresses 0F7H and 0F8H in that order within 80 machine clocks (equivalent to eleven 7-clock instructions) after release from initial reset.
- (2) With REMC = 0 (0F2H, D3), the REM circuit must not be stopped within cycle of 1τ after data has been written at address 0F8H.
- (3) To initialize the REM interrupt circuit, read the REM interrupt factor flag (address 0F0H) to clear it at least an interval of 2τ after data has been written at address 0F8H.

REM circuit programming notes

In programming the REM circuit, the following precautions should be observed:

- (1) After initial reset, the REMC register stays at 1 to initialize the carrier generation circuit. The REMC register can only be reset to 0 after initialization (at least 32 machine cycles later).
- (2) The REM circuit does not stop immediately after the REMC register is reset to 0. It stops synchronously with the interval τ , during which OSC3 must be held ON.
- (3) With the REM circuit in operation, do not write data at addresses 0F8H and 0F9H (REM interrupt counter and REMOUT time setting register) during an interval of one carrier before and after the rise of τ .
- (4) With the REM circuit in operation, do not write data at addresses 0F7H (τ-setting register).
- (5) During the operation under hard-timer mode, the REMSO register must be fixed at 0.
- (6) Read the IREM (REM interrupt factor flag) in DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.
- (7) If the RIC register is set again before a REM interrupt occurs with the RIC register set, an invalid interrupt may occur.
- (8) The values that can be set in the REM interrupt counter (0F8H) are from 0 to 0EH. Remember, writing 0FH into the counter may cause an error.
- (9) Soft-timer mode cannot coexist with hard-timer mode. To use them in combination, stop the REM circuit before selecting either.

3.10 AMP and SVD

The S1C621A0 contains a general purpose analog comparator (AMP) and a supply voltage detector (SVD). To save power, these circuits can be powered individually ON/OFF under software control. Also, the output data of the circuits can be read by software. Table 3.10.1 shows a memory map involving the relation between the AMP and SVD.

Table 3.10.1 I/O Memory Map

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	SVDDT	SVDON	CLKCHG	OSCC	SVDDT	-	Normal	Low voltage	SVD data (1 when SVDON = 0)
0F6H	R	R/W		SVDON	0	On	Off	SVD circuit on/off	
01-011					CLKCHG	0	OSC1	OSC3	CLK change OSC1/OSC3
					oscc	1	On	Off	OSC3 oscillation on/off
	OPDT	OPON	IOC	R20	OPDT	-	High	Low	Analog comparator data (0 or 1)
0FFH	R		R/W		OPON	0	On	Off	Analog comparator on/off
01111					IOC	0	Out	ln	I/O port control out/in
					R20	0	High	Low	Output port

Note: Init = value at initial reset, Low = low voltage, - = not set on the circuit

AMP (MOS input analog comparator)

As shown in Figure 3.10.1, the MOS input general-purpose analog comparator contained in the S1C621A0 has three pins: two inputs (inverted: AMPM, non-inverted: AMPP) and one output pin (AOUT).

OPON

This register (OPON) controls analog comparator power circuit ON/OFF to save power. It is assigned to 0FFH, D2 of the memory space. Writing 1 to the register turns ON the AMP circuit, and writing 0 turns OFF the circuit. At initial reset, the register is set to 0. Data can be written to or read from the register. A waiting time of at least 2 ms is required for the AMP circuit to become stable after its power is turned ON. The comparator response time (tdA) depend on difference of input voltage between AMPP and AMPM. Then it is necessary to wait mode time to defect small signal difference than electrical characteristics condition on tdA.

for example:

 $tdA (max.) = 5 ms at VAMPM = VAMPP \pm 5 mV 25°C$

• OPDT

When the AMP circuit is used in such a way that the comparator output takes binary form (0 or 1 only), the data can be read by software. The data (read-only) is assigned to 0FFH, D3 of the memory space.

With the AMP circuit OFF (OPON = 0), AOUT goes to 1 and the read data (OPDT) also goes to 1.




Fig. 3.10.1
AMP Circuit Block Diagram

SVD (Supply voltage detector)

The S1C621A0 contains a supply voltage detector (SVD). Low battery voltage can be detected by software. If viewed from the CPU, the SVD circuit has the same configuration as the AMP circuit as shown in Figure 3.10.2.

When SVDON = 1, |VSS| |VSVD| and SVDDT = 0 can be read. When SVDON = 1, |VSS| |VSVD| and SVDDT = 1 can be read. When SVDON = 0, SVDDT = 1 can be read.

SVDON

This register (0F6H, D2) controls SVD circuit power ON/OFF switching to save power. Data can be written to or read from the SVDON register. Writing 1 into the register supplies SVD power. Writing 0 into the register turns SVD power off (power-save mode). At initial reset, SVDON is set to 0.

SVDDT

When the supply voltage is less than the threshold |VSVD| with SVDON = 1, the SVD circuit output goes to 0. When the supply voltage exceeds the threshold, the SVD circuit output goes to 1. Software can read these valued to detect any low voltage. The data (read-only) is assigned to 0F6H, D3 of the memory space. With SVDON = 0, the SVD circuit output is fixed to 1 and the read data (SVDDT) also goes to 1.




Fig. 3.10.2 SVD Block Diagram

3.11 Interrupt and Halt

The S1C621A0 has a total of six interrupt functions: two external input interrupts, three internal timer interrupts, and one remote control (REM) interrupt. Each of them can be masked. To enable an interrupt, the interrupt flag must be enabled (set to 1). Upon occurrence of an interrupt, the flag is disabled (set to 0).

When an interrupt occurs, the count of the next program to execute is saved into the stack (RAM) and the program counter is set to the interrupt vector (page 1, steps 01H to 0FH) depending on the interrupt factor. (These processes require a time of 12 clocks.) All subsequent processing is controlled by the software written in the interrupt vector.

Execution of the HALT instruction stops the CPU clock of the S1C621A0 to halt the CPU. An interrupt enables it to restart from the halt state. If the CPU can not restart, because dose not detect an interrupt, it restarts from initial reset state under watchdog timer control.

Table 3.11.1 I/O Memory Map

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	REMSO	IREM	IK1	IK0	REMSO	0	On	Off	Forced REM output (on/off)
	R/W		R		IREM	Х	Yes	No	Interrupt factor flag (REM) Clear to 0 after read
0F0H					IK1	0	Yes	No	Interrupt factor flag (K10–K13) Clear to 0 after read
					IK0	0	Yes	No	Interrupt factor flag (K00–K03) Clear to 0 after read
	WDRST	TI2	TI8	TI32	WDRST	Clear	Clear	-	Watchdog timer reset
05411	W		R		TI2	0	Yes	No	Interrupt factor flag (Timer 2 Hz) Clear to 0 after read
0F1H					TI8	0	Yes	No	Interrupt factor flag (Timer 8 Hz) Clear to 0 after read
					Tl32	0	Yes	No	Interrupt factor flag (Timer 32 Hz) Clear to 0 after read
	REMC	EIREM	EIK1	EIK0	REMC	1	On	Off	REM carrier generation on/off
0F2H		R	W		EIREM	0	Enable	Mask	Interrupt mask register (REM)
01-211					EIK1	0	Enable	Mask	Interrupt mask register (K10–K13)
			EIK0	0	Enable	Mask	Interrupt mask register (K00–K03)		
	TMRUN	ETI2	ETI8	ETI32	TMRUN	0	Run	Clear & Stop	Timer Run/Clear & Stop
0F3H	R/W				ETI2	0	Enable	Mask	Interrupt mask register (Timer 2 Hz)
01 011					ETI8	0	Enable	Mask	Interrupt mask register (Timer 8 Hz)
					ETI32	0	Enable	Mask	Interrupt mask register (Timer 32 Hz)

Note: Init = value at initial reset, x =undefined, - =not set on the circuit

Interrupt request

An interrupt request is caused by one of the following factors:

Table 3.11.2
Interrupt Factor and Interrupt
Factor Flag

Interrupt factor	Interrupt factor flag
Falling edge of 2 Hz timer signal	TI2 (0F1H•D2)
Falling edge of 8 Hz timer signal	TI8 (0F1H•D1)
Falling edge of 32 Hz timer signal	TI32 (0F1H•D0)
REM control	IREM (0F0H•D2)
Falling edge of input (K10–K13)	IK1 (0F0H•D1)
Falling edge of input (K00–K03)	IK0 (0F0H•D0)

An interrupt factor sets the corresponding interrupt factor flag (read-only register) to 1. When its data is read, the register is reset to 0. At initial reset, it is reset to 0. (In this case, the value of the REM interrupt factor flag (IREM) is undefined.)


When the interrupt factor flag is set to 1 with both the corresponding interrupt mask register and interrupt flag set at 1, an interrupt request to the CPU is generated. (See Figure 3.11.3.)

Read the interrupt factor flag in DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

• Timer Interrupt

As described in section 3.8 "Timer", the timer signal of 2 Hz, 8 Hz or 32 Hz can request a timer interrupt (when fOSC1 = 32.768 kHz). As the timer continues to operate even with the CPU in the halt state, the CPU can be restarted under timer control. (See Figure 3.11.1.)



• REM Interrupt

As described in section 3.9 "Remote LED Control", a REM interrupt can be invoked during operation of the REM circuit or synchronously with a REM carrier. Note that the operation of the REM circuit is assured only with a CPU clock being supplied from OSC3.


I-54

• Input Interrupt

An input interrupt can be invoked by the IK1 group (K10–K13) or the IK0 group (K00–K03). As each pin contains an fosc1/8 (4 kHz) clock noise reject circuit, the input must be held at low level for at least 16/fosc1 (0.5 ms) to assure an input interrupt.

For the K10–K13 group, the interrupt factor flag can be set with the noise reject circuit bypassed by using the mask option. In this case, the input must be held at low level for at least 5 machine clocks (equivalent to 0.16 ms in the 32 kHz mode or 11 μ s in the 455 kHz mode) to get an assured input interrupt.

Since the noise reject circuit continues operating with the CPU in the halt state, the CPU can be restarted by an input interrupt. Note that, if this is impossible, initial resetting under watchdog timer control is required.



<Input interrupt programing related precautions>




Fig. 3.11.3 Input Interrupt Timing

When the content of the mask register is rewritten, while the port K input is in the active status. The input interrupt factor flag is set at ①.

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status (input terminal = low status), the factor flag for input interrupt may be set.

For example, a factor flag is set with the timing of $\ \, \oplus$ shown in Figure 3.11.3. However, when clearing the content of the mask register with the input terminal kept in the low status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set.

Consequently, when the input terminal is in the active status (low status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the falling edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (high status).

Interrupt mask register

One interrupt mask register is available to each interrupt factor flag to mask an interrupt request. Data can be written to or read from the mask register. An interrupt request is enabled with 1 set in the register, and masked with 0 set in the register. (See Figure 3.11.4.) At initial reset, the mask register is reset to 0.

Table 3.11.3 Interrupt Mask Register

Interrupt mask register			Interrupt factor flag		
Name	Address	Data bit	Name	Address	Data bit
ETI2	0F3H	D2	TI2	0F1H	D2
ETI8		D1	TI8		D1
ETI32		D0	TI32		D0
EIREM		D2	IREM		D2
EIK1	0F2H	D1	IK1	0F0H	D1
EIK0		D0	IK0		D0

Interrupt vector

In response to an interrupt request, the CPU starts interrupt processing. The CPU saves the PC into the stack and makes a jump to the interrupt address, that is the interrupt handling routine. The interrupt address is indirectly specified by an interrupt factor. Interrupt addresses are assigned to page 1, steps 01H to 0FH of the PC. In other words, the low-order 4 bits of the PC are indirectly addressed by interrupt factors, as follows:

Table 3.11.4 Interrupt Vector

PC	Value	Interrupt factor	
PCS3	1	Timer interrupt requested	
	0	Timer interrupt not requested	
PCS2	1	REM interrupt requested	
	0	REM interrupt not requested	
PCS1	1	K10-K13 interrupt requested	
	0	K10–K13 interrupt not requested	
PCS0	1	K00-K03 interrupt requested	
	0	K00-K03 interrupt not requested	

Examples

- Only timer interrupt requested
 - Jump to page 1, step 08H
- Both timer interrupt and REM interrupt requested

I-57

- Jump to page 1, step 0CH





Fig. 3.11.4 Interrupt Request/Interrupt Vector Generation Circuit

3.12 Initial Reset

The S1C621A0 must be initially reset to initialize its circuits. Initial reset is triggered by an external reset (\overline{RESET}) signal, oscillation detector signal, or watchdog timer signal. The \overline{RESET} input is needed for initialization at power-on.



Reset at power-on

At power-on, the initial reset signal has two functions. One function is to initialize a circuit and the other to sustain the initializing function until the OSC3 oscillation is stabilized. Thus, the $\overline{\text{RESET}}$ input must be held at low level for at least 0.5 second after power-on.

After the $\overline{\text{RESET}}$ input reaches the high level and the OSC1 oscillation circuit starts operating, several milliseconds later, the system is released from internal reset and starts to operate.





Fig. 3.12.2 Initial Reset Sequence at Power-on RESET

The \overline{RESET} signal directly initializes the S1C621A0. The system is reset when $\overline{RESET}=0$, and released from the reset state when $\overline{RESET}=1$. As the \overline{RESET} pin is pulled up and receives a Schmitt trigger input, it can be used as a power-on clear circuit if the \overline{RESET} pin is connected with the Vss pin via a capacitor as shown in Figure 3.12.3. A reset switch must be provided (see Figure 3.12.3) to obtain an assured reset effect at power-on without being influenced by possible power. This is especially important for a reset operation without the use of the OSC3 oscillation circuit, in which case the system clock (OSC1) must be ON before the system is released from the reset state.



Oscillation detection circuit

With RESET = 1, the oscillation detection circuit receives fosc1 and makes a f-V conversion. If the OSC1 frequency is greater than a certain value, the oscillation output goes to 0 to clear the reset state. The time required for f-V conversion depends on fosc1, and is several milliseconds with fosc1 = 32 kHz. This time gives a delay for clearing the reset state from the $\overline{\text{RESET}}$ input going to 1.

If fOSC1 stops for some reason, the oscillation detection circuit triggers a reset operation.

Watchdog timer

The watchdog timer guards the CPU against an unexpected overrun. It uses the OSC1 clock as the source oscillation frequency to perform the increment operation. If the watchdog timer fails to be reset in 3–4 seconds with fosc1 = 32 kHz. the CPU will be initialized at initial reset.

To reset the watchdog timer, write 1 in the 0F1H, D3 bit (WDRST) on the memory space. Writing 0 in the bit causes no reset.

• WDRST (0F1H, D3)

Write 1: Reset and restart watchdog timer

Write 0: No operation Read: Always 0

A program overrun can be detected by programming the watchdog timer to be reset in the main routine.

The watchdog timer continues counting even with the CPU in the halt state. If the CPU stays in the halt state for 3–4 seconds, the watchdog timer triggers the CPU to be reset.

The watchdog timer function can be nullified by using the mask option.

RSTOUT

The \overline{RSTOUT} pin delivers all internal reset operations (triggered by \overline{RESET} , oscillation detector, and watchdog timer signals) to outside the system.

Initialization by initial reset

When the S1C621A0 is initially reset, its internal registers are set as follows:

• CPU core

Table 3.12.1 CPU Core Initialization

	CPU core				
Internal circuits	Internal circuits				
Program counter step	PCS	8	0		
Program counter page	PCP	4	1		
New page pointer	NPP	4	1		
Stack pointer	SP	8	Undefined		
Index register	X	8	Undefined		
Index register	Y	8	Undefined		
Register pointer	RP	4	Undefined		
General register	A	4	Undefined		
General register	В	4	Undefined		
Interrupt flag	I	1	0		
Decimal flag	D	1	0		
Zero flag	Z	1	Undefined		
Carry flag	С	1	Undefined		

• Peripheral circuits

Table 3.12.2
Peripheral Circuits
Initialization

Peripheral circuits					
Internal circuits	Bit length	Status			
RAM data	4×208	Undefined			
Segment data	4 × 32	Undefined			
Other peripheral circuits	See Tables	3.1.1(a)–(d)			

3.13 Test Input Pin (TEST)

This pin is used when the S1C621A0 is shipped from the factory. It must be kept connected to \mbox{VDD} throughout normal operation mode.

3.14 Lower Current Dissipation

The S1C621A0 contains a control register for each circuit block to realize lower current consumption. The registers are programmed so as to operate each circuit with a minimum current. For reference in programming, the following table summarizes the circuits that can be controlled for lower current consumption and the in associated registers:


Table 3.14.1 Order of Current Consumption

Circuit block	Control register	Order of current consumption
CPU	HALT instruction	See section 5
CPU operating	CLKCHG	"ELECTRICAL CHARACTERISTICS"
frequency		
Ceramic (CR)	OSCC	Several tens µA
oscillation		
circuit		
REM circuit	REMC	Several µA (in OSC3 mode)
		Several hundreds nA
		(OSC3 not used, option used)
Timer	TMRUN	Several hundreds nA
SVD circuit	SVDON	Several tens µA
AMP circuit	OPON	Several tens µA

At initial setting with the CPU in operation mode, the CPU is ready with OSC3 clock (CLKCHG = 0, in high-speed mode), the ceramic (CR) oscillation circuit is ON (OSCC = 1), the REM circuit is ON (REMC = 1), the timer is OFF (TMRUN = 0), the SVD circuit is OFF (SVDON = 0), and the AMP circuit is OFF (OPON = 0).

It should be noted that various factors affecting current consumption. For example, a system in which a resistor is connected to the VADJ pin to control the LCD power (VL1) differ from a system in which the VADJ pin is shorted to VL1. Also, characteristics of the LCD panel used will produce a difference in power consumption to the order of several micro-amperes.

CHAPTER 4 TYPICAL EXTERNAL CONNECTION



X'tal	Crystal oscillator	32.768 kHz CI (max) = 35 kΩ
Cgx	Trimmer capacitor	5–25 pF
CR	Ceramic oscillator	455 kHz
Cgc		100 pF
CDC		100 pF
CSR		0.33 μF
R _A 1		2 ΜΩ
R _{A2}		1 ΜΩ
CL1		0.1 μF
CL2		0.1 μF
CL3		0.1 μF
C1		0.1 μF
C2		0.1 μF
Cs1		0.2 μF
CD		6.8 μF

Fig. 4.1
Typical External Connection

Note The values given above are examples only, and do not guarantee system operation.

CHAPTER 5 ELECTRICAL CHARACTERISTICS

5.1 Absolute Maximum Ratings

(VDD = 0 V)

Parameter	Symbol	Rated values	Unit
Supply voltage	Vss	-5.2 to 0.5	V
Input pin voltage	VI	Vss -0.3 to 0.3	V
	Viosc	Vs1 -0.3 to 0.3	V
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature	Tsol	260°C, 10 sec (at lead)	-
and time (Leads)			
Allowable power dissipation *	PD	250	mW

^{* 80-}pin plastic package only.

5.2 Recommended Operating Conditions

 $(Ta = -20 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply voltage	Vss	$V_{DD} = 0 V$	-3.5	-3.0	-2.2	V
Oscillation frequency	fosc1		-	32.768	_	kHz
	fosc3	duty: 50 ± 5%	50	455	600	kHz
LCD voltage output	V _{L1}		-1.6	-1.03	_	V
CR oscillation external resistor	Rcr		100	140	500	kΩ

5.3 DC Characteristics

 $(VDD = 0 \text{ V}, \text{ VSS} = -2.2 \text{ to } -3.5 \text{ V}, \text{ VL3} = -3.0 \text{ V}, \text{ Ta} = -20 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Cond	ition	Min	Тур	Max	Unit
High level input voltage (1)	VIH1		K00-K13, P00-P03	0.2Vss		0	V
Low level input voltage (1)	VIL1		K00-K13, P00-P03	Vss		0.8Vss	V
High level input voltage (2)	VIH2		RESET	0.1Vss		0	V
Low level input voltage (2)	VIL2		RESET	Vss		0.9Vss	V
High level input current	I ін	$V_{IH} = V_{DD}$				1	μΑ
Low level input current	I IL1	VIL1 = VSS	No pull up, K00–K13	-1			μΑ
	I IL2	VIL2 = VSS	Pull up, K00–K13	-5		-0.35	μΑ
	I IL3	VIL3 = VSS	RESET pin	-5		-0.35	μΑ
	I IL4	$V_{IL4} = 0.2V_{SS}$	Pull up, K00–K13	-30			μΑ
	I IL5	V1L5 = 0.2Vss	RESET pin	-40			μΑ
	I IL6	VIL6 = VSS	P00-P03 *	-15		-2	μΑ
High level output current (1)	I оні	Voh1 = 0.1Vss	R00–R03, R10–R13, RSTOUT			-250	μΑ
Low level output current (1)	I oli	Vol1 = 0.9Vss	R00–R03, R10–R13, RSTOUT	1.0			mA
High level output current (2)	I он2	$V_{OH2} = 0.1 Vss$	R20			-1.8	mA
Low level output current (2)	I OL2	Vol2 = 0.9Vss	R20	1.0			mA
High level output current (3)	I онз	$V_{OH3} = 0.1 Vss$	P00-P03			-250	μΑ
Low level output current (3)	I ol3	Vol3 = 0.9Vss	P00-P03	1.0			mA
High level output current (4)	I он4	V _{OH4} = 0.1V _{SS}	R33 (REM)			-1.8	mA
Low level output current (4)	I OL4	Vol4 = 0.9Vss	R33 (REM)	1.0			mA
Common output current	I он5	V _{OH5} = -0.05V (COM0–COM3)				-3.0	μΑ
	I OL5	$V_{OL5} = V_{L3} + 0.05V$		3.0			μΑ
Segment output current	I он6	V _{OH6} = -0.05V (SEG0–SEG31)				-3.0	μΑ
(in LCD output mode)	I OL6	$V_{OL6} = V_{L3} + 0.05V$		3.0			μΑ
Segment output current	I он7	VOH7 = 0.1Vss (SEG0–SEG31)				-50	μΑ
(in DC output mode)	I OL7	Vol7 = 0.9Vss		70			μΑ

^{*} Only at read cycle using internal program.

5.4 Analog Circuit Characteristics and Current Dissipation

 $(VDD = 0 \text{ V}, \text{ VSS} = -2.2 \text{ to } -3.5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C})$

Parameter	Symbol	Conditi	on	Min	Тур	Max	Unit
Internal voltage	V _{L1}	$V_{ADJ} = V_{L1}, I_{L1} = 5$	μΑ	-1.11	-1.03	-0.95	V
	VL2	1 MΩ load connecte	ed between	2VL1		2VL1	V
		VDD and VL2				+0.1	
	VL3	1 MΩ load connecte	d between	3VL1		3VL1	V
		VDD and VL3				+0.3	
SVD voltage	Vsvd			-2.4	-2.3	-2.2	V
Response time	tsd					100	μs
AMP		Vss = -3.0 V					
Maximum output voltage amplitude	VPP	AMP operation				2.4	V
Through rate	SR			0.06			V/µs
Offset voltage	Vor	Comparator operation	on			10	mV
		[Condition Area]					
		Vof: VI = VDD - 0.	9 V				
		to V	Vss + 0.3 V				
Response time	t dA	tdA: VAMPP = -1.5	V,			2.0	ms
		$V_{AMPM} = V_{A}$	MPP $\pm 15 \text{ mV}$				
High level output current	Іона	Іона : Vона = -3.0	V			-4.0	μΑ
Low level output current	IOLA	Iola : Vola = -2.7	V	0.1			mA
Current consumption	IOP	HALT mode	OSCC = 0		2	5	μΑ
			$V_{ADJ} = V_{L1}$				
			No panel load				
		OSC1 mode *1	OSCC = 0		9	18	μΑ
			$V_{ADJ} = V_{L1}$				
			No panel load				
		OSC3 mode *1, *2	$V_{ADJ} = V_{L1}$		130	250	μΑ
			No panel load				

^{*1} The SVD circuit and analog comparator are in the OFF status.

*2 OSC3 mode: Ceramic oscillation (455 kHz) or CR oscillation (R = 140 k Ω)

5.5 Oscillation Characteristics

Oscillation characteristics are affected by various conditions (board patterns, parts used, etc.). The following values are given for reference only.

OSC1 and OSC2

Test conditions unless otherwise specified:

(VSS = -3.0 V, Crystal oscillator: Q13MC146, CG = 25 pF, CD = Built-in, Ta = 25°C)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Oscillation start time	tstal	Vss = -2.2 to -3.5 V	_	_	5	sec
Internal capacitance	CD	Package as assembled	_	25	_	pF
		Bare chip	_	24	_	pF
Frequency / voltage deviation	f/V	Vss = -2.2 to -3.5 V	_	_	5	ppm
Frequency / IC deviation	f/IC		-10	_	10	ppm
Frequency adjustment range	f/CG	CG = 5-25 pF	40	_	_	ppm
Higher-harmonic oscillation	Vss	CG = 5 pF	_	_	-3.5	V
Allowable leakage resistance		Between OSC1 pin and	200	_	_	ΜΩ
		other pins				

OSC3 and OSC4

Ceramic oscillation

Test condition unless otherwise specified:

 $(VSS = -3.0 \text{ V}, Ta = 25^{\circ}\text{C}, Ceramic resonator: CSB455E*, CGC = CDC = 100 pF)$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Oscillation	Vsta		-2.2	_	_	V
start voltage						
Oscillation	tsta	Vss = -2.2 to -3.5 V	_	3	_	ms
start time						

^{*} CSB455E .. made by Murata Mfg. Co.

CR oscillation

Test condition unless otherwise specified:

(Vss = -3.0 V, Ta = 25°C, External resistor: $RCR = 140 \text{ k}\Omega$,

Non external capacitor)


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Oscillation	fosc3 (CR)		_	280	_	kHz
frequency						
Oscillation	Vsta3 (CR)		-2.2	_	_	V
start voltage						
Oscillation	tsta3 (CR)	Vss = -2.2 to -3.5 V	_	3	_	ms
start time						

• S1C621A0 oscillation characteristics — fosc3 vs Rcr — (for reference)

Condition: Ta = 25°C, VDD = GND, VSS = -3.0 V,

Non board and package capacitance


Note: Oscillation characteristics are affected by various conditions (board pattern, parts used, etc.).




5.6 Input Current Characteristics (For Reference)

Condition: Ta = 25°C, VDD = 0 V, VSS = -3.0 V


• RESET



• P**




• K**




5.7 Output Current Characteristics (For Reference)

Condition: Ta = 25°C, VDD = 0 V


• R*, P*, RSOUT



• R0*, R1*, P*, RSOUT



• R20, R33




CHAPTER 6 PACKAGE


6.1 Plastic Package


QFP5-80pin






6.2 Ceramic Package for Test Sample





CHAPTER 7 PAD LAYOUT

7.1 Pad Layout Diagram



Chip thickness: 0.4 mm

Pad open size: 95 µm

7.2 Pad Coordinates

Chip size: 3.76 mm \times 4.72 mm Unit: μm

Pad No.	Pad name		dinate	Pad No.	Pad name	Coor	dinate
		X	Y			Х	Y
1	CB	1,531	2,194	40	K13	-1,713	-1,993
2	CA	1,371	2,194	41	TEST	-1,713	-2,169
3	VL3	1,211	2,194	42	SEG31	-1,148	-2,194
4	VL2	1,037	2,194	43	SEG30	-988	-2,194
5	RESET	862	2,194	44	SEG29	-828	-2,194
6	VADJ	590	2,194	45	SEG28	-668	-2,194
7	VL1	415	2,194	46	SEG27	-508	-2,194
8	R33(REM)	247	2,194	47	SEG26	-348	-2,194
9	RSTOUT	-52	2,194	48	SEG25	-188	-2,194
10	AMPP	-212	2,194	49	SEG24	-28	-2,194
11	AMPM	-372	2,194	50	SEG23	132	-2,194
12	AOUT	-532	2,194	51	SEG22	292	-2,194
13	Vdd	-692	2,194	52	SEG21	452	-2,194
14	OSC1	-852	2,194	53	SEG20	612	-2,194
15	OSC2	-1,012	2,194	54	SEG19	772	-2,194
16	Vss	-1,172	2,194	55	SEG18	932	-2,194
17	OSC3	-1,332	2,194	56	SEG17	1,092	-2,194
18	OSC4	-1,492	2,194	57	SEG16	1,252	-2,194
19	Vs1	-1,677	2,194	58	SEG15	1,713	-1,744
20	R00	-1,713	1,599	59	SEG14	1,713	-1,584
21	R01	-1,713	1,438	60	SEG13	1,713	-1,424
22	R02	-1,713	1,278	61	SEG12	1,713	-1,264
23	R03	-1,713	1,118	62	SEG11	1,713	-1,104
24	R10	-1,713	933	63	SEG10	1,713	-944
25	R11	-1,713	773	64	SEG9	1,713	-784
26	R12	-1,713	612	65	SEG8	1,713	-624
27	R13	-1,713	452	66	SEG7	1,713	-464
28	R20	-1,713	230	67	SEG6	1,713	-304
29	P00	-1,713	-155	68	SEG5	1,713	-144
30	P01	-1,713	-315	69	SEG4	1,713	16
31	P02	-1,713	-475	70	SEG3	1,713	176
32	P03	-1,713	-635	71	SEG2	1,713	336
33	K00	-1,713	-873	72	SEG1	1,713	496
34	K01	-1,713	-1,033	73	SEG0	1,713	743
35	K02	-1,713	-1,193	74	COM3	1,713	1,190
36	K03	-1,713	-1,353	75	COM2	1,713	1,350
37	K10	-1,713	-1,513	76	COM1	1,713	1,510
38	K11	-1,713	-1,673	77	COM0	1,713	1,670
39	K12	-1,713	-1,833	78	CC	1,713	1,830

CHAPTER 8

AND \$1C6214 (previous number, discontinued product)

8.1 Description

S1C621A0 is a micro controller which is an improved version of S1C6214. Since the basic functions, memory maps, and other basic aspects have not been changed, in most cases the program which uses the conventional S1C6214 may be used without modifications. Note, however, that since there are slight changes in some functions and characteristics, be sure to check the program used with S1C6214 as well as the external circuit before using. Also, in S1C621A0, pin configuration of package has changed from S1C6214. Refer to the "1.3 Pin Configuration" for details. The differences between S1C621A0 and S1C6214 are listed below:

8.2 Differences

Differences in function

Table 8.2.1 Functional Differences between S1C621A0 and S1C6214 S1C621A0 uses an improved CPU Core "S1C6200A". Its difference with S1C6214 in terms of functions lies only in this aspect.

Function	S1C621A0	S1C6214	
Value of D (decimal) flag setting	0	Undefined	
at initial reset	0		
Writing on the interrupt mask register	Possible	Not possible	
at EI (enable interrupt flag)	FOSSIDIE		
Reading the interrupt factor flag	Possible	Not possible	
at EI (enable interrupt flag)	Possible		

In addition, after issuing an interrupt request, the time until the completion of interrupt processing by hardware has slightly changed. For details, refer to the "S1C6200/6200A Core CPU Manual".

(1) Writing on the interrupt mask register at El

The operation during the instruction execution for writing "0" (i.e., to mask the interrupt factor) on the interrupt mask register at EI is shown in Figure 8.2.1. At this point, the interrupt is masked 0.5 clock before the start of the instruction execution through the 0.5 clock advance operation. Moreover, during the instruction execution for writing "1" (i.e., to cancel the interrupt mask) on the mask register at EI, it is the same as the ordinary interrupt timing as shown in Figure 8.2.1. In other words, if the interrupt factor flag value is set to "1", the interrupt processing by hardware will start in the next instruction execution cycle 0.5 clock before the completion of the instruction execution.




Fig. 8.2.1
Witing on the Interrupt Mask
Register and Interrupt
Request Generation

(2) Reading the interrupt factor flag at El

At EI, reading the interrupt factor flag is possible but caution must be observed in the following case: when the value of the interrupt mask register corresponding to the interrupt factor flag which is to be read is set to "1" (unmasked). In this case, interrupt request may be issued to the CPU due to the timing by which the interrupt factor flag is set to "1", or the interrupt factor flag may be cleared by reading it and hence interrupt request will not be issued.

Particularly when there are multiple interrupt factor flags in

Particularly when there are multiple interrupt factor flags in the same address, extra caution is required.

Quasi-functional difference

Although it is actually a difference in characteristics, the following may be cited as quasi functional difference:

Table 8.2.2
Quasi Functional Difference
between S1C621A0 and
S1C6214

Quasi function	S1C621A0	S1C6214
AMP circuit: comparator operation	VI = VDD-0.9~VSS+0.3V	VI = VDD-1.1~VSS+0.1V
input voltage condition (VI)		

Differences in characteristics

Differences in characteristics between S1C621A0 and S1C6214 are summarized in Table 8.2.3. For details, refer to their respective hardware manuals.

Table 8.2.3 Differences in Characteristics between S1C621A0 and S1C6214

Chara	S1C621A0	S1C6214		
Absolute maximum rating	Operating temperature (Topi	.)	-20~70°C	-20~60°C
Recommended operating condition	Oscillation frequency (fosc3) MAX.	600 kHz	500 kHz
DC characteristics	High level output current (3)	P00~P03	-250 μΑ	-100 μA
	Low level output current (3)	P00~P03	1 mA	140 μΑ
	High level output current (4)	R33	-1.8 mA (VoH4=0.1Vss)	-1.0 mA (Voh4=0.5Vss)
	Low level input current RES	ET	-40 μΑ	-30 μΑ
Analog circuit characteristics	AMP through rate (SR)		0.06 V/μsec	0.004 V/μsec
	High level output current (Io	НА)	-4 μΑ	-0.5 μΑ
Current dissipation	HALT mode	TYP.	2 μΑ	3 μΑ
	OSCC = 0	MAX.	5 μΑ	7.5 μΑ
	OSC1 mode	TYP.	9 μΑ	13 μΑ
	OSCC = 0	MAX.	18 μΑ	23 μΑ
	OSC3 mode	TYP.	130 μΑ	150 μΑ
		MAX.	250 μΑ	300 μΑ
	AMP circuit	TYP.	35 μΑ	Several µA
Analog circuit	Internal voltage (VL1)	MIN.	-1.11 V	-1.13 V
		TYP.	-1.03 V	-1.05 V
		MAX.	-0.95 V	-0.98 V
OSC1	Internal capacitance (CDX)	Package	25 pF	22 pF
		Chip	24 pF	21 pF

II. S1C621A0 Technical Software

CONTENTS

CHAPTER 1	INIT	IAL RESET	. II-1
	1.1	Internal Register Status at Initial Reset	II-1
	1.2	Watchdog Timer	. II-6
CHAPTER 2	PER	IPHERAL CIRCUITS	. II-8
	2.1	Oscillation Circuit	. II-8
	2.2	Input Ports Input port control Input port control program samples	II-11
	2.3	Output Ports Output port control Output port control program samples	II-15
	2.4	I/O Ports I/O port control I/O port control program samples	II-18
	2.5	LCD Driver	II-22
	2.6	Timer Timer control Timer control program samples	II-25
	2.7	Remote-control LEDs	II-29 1 II-31
		and software time collabi	11 02

		Detailed description of REM control registers—Part 2
		(operation under hardware timer control) II-34
		Sample of REM output program
		under hardware timer control II-39
		Notes on REM circuit II-42
	2.8	AMP and SVD II-44
		AMP and SVD control II-44
		AMP and SVD control program samples II-46
	2.9	Interrupt and Halt II-48
		Interrupt and halt control II-48
		Interrupt and halt control program samples II-55
CHAPTER 3	SYS	TEM INITIALIZATION SAMPLE PROGRAM II-58
CHAPTER 4	SUN	MMARY OF PROGRAMMING NOTES II-61
A DDEALD IV		
APPENDIX	Α.	RAM Map II-65
	B.	Instruction Set II-67
	C.	Cross-assembler Pseudo-instruction List II-72
	D.	Table of the ICF Commands II-73

CHAPTER 1 INITIAL RESET

1.1 Internal Register Status at Initial Reset

At initial reset, the internal registers of the S1C621A0 are initialized as shown in Tables 1.1.1(a)–(b) and 1.1.2(a)–(d).

Table 1.1.1(a) Internal Status at Initial Reset (CPU Core)

	CPU core		
Internal circuits	3	Bit length	Status
Program counter step	PCS	8	0
Program counter page	PCP	4	1
New page pointer	NPP	4	1
Stack pointer	SP	8	Undefined
Index register	X	8	Undefined
Index register	Y	8	Undefined
Register pointer	RP	4	Undefined
General register	A	4	Undefined
General register	В	4	Undefined
Interrupt flag	I	1	0
Decimal flag	D	1	0
Zero flag	Z	1	Undefined
Carry flag	C	1	Undefined

Table 1.1.1(b) Internal Status at Initial Reset (Peripheral Circuit)

Peripheral circuits						
Internal circuits	Bit length	Status				
RAM data	4×208	Undefined				
Segment data	4 × 32	Undefined				
Other peripheral circuits	See Tables	1.1.2(a)–(d)				

When the internal registers are initialized as shown above program execution starts with page 1, step 0.

The internal circuits whose status is undefined must be defined by the program.

Table 1.1.2.a I/O Memory Map (0F0H-0F3H)

Address		Reg	ister					Comment		
Address	D3	D2	D1	D0	Name	Init	1	0	Comment	
	REMSO	IREM	IK1	IK0	REMSO	0	On	Off	Forced REM output (on/off)	
	R/W		R		IREM	Х	Yes	No	Interrupt factor flag (REM) Clear to 0 after read	
0F0H					IK1	0	Yes	No	Interrupt factor flag (K10–K13) Clear to 0 after read	
				IK0	0	Yes	No	Interrupt factor flag (K00–K03) Clear to 0 after read		
	WDRST	TI2	TI8	TI32	WDRST	Clear	Clear	-	Watchdog timer reset	
	w		R		TI2	0	Yes	No	Interrupt factor flag (Timer 2 Hz) Clear to 0 after read	
0F1H					TI8	0	Yes	No	Interrupt factor flag (Timer 8 Hz) Clear to 0 after read	
					TI32	0	Yes	No	Interrupt factor flag (Timer 32 Hz) Clear to 0 after read	
	REMC	EIREM	EIK1	EIK0	REMC	1	On	Off	REM carrier generation on/off	
0F2H		R	W		EIREM	0	Enable	Mask	Interrupt mask register (REM)	
01 211					EIK1	0	Enable	Mask	Interrupt mask register (K10–K13)	
					EIK0	0	Enable	Mask	Interrupt mask register (K00–K03)	
	TMRUN	ETI2	ETI8	ETI32	TMRUN	0	Run	Clear & Stop	Timer Run/Clear & Stop	
0F3H		R	W		ETI2	0	Enable	Mask	Interrupt mask register (Timer 2 Hz)	
0,0,1					ETI8	0	Enable	Mask	Interrupt mask register (Timer 8 Hz)	
					ETI32	0	Enable	Mask	Interrupt mask register (Timer 32 Hz)	

Table 1.1.2.b I/O Memory Map (0F4H-0F7H)

Address		Reg	ister		Comment					
Address	D3	D2	D1	D0	Name	Init	1	0	Comment	
	TM03	TM02	TM01	TM00	TM03	0			Timer data (low-order) 16 Hz	
0F4H	R				TM02	0			Timer data (low-order) 32 Hz	
UF4H	JF4F			TM01	0			Timer data (low-order) 64 Hz		
				TM00	0			Timer data (low-order) 128 Hz		
	TM13	TM12	TM11	TM10	TM13	0			Timer data (High-order) 1 Hz	
0F5H	R			TM12	0			Timer data (High-order) 2 Hz		
01-311					TM11	0			Timer data (High-order) 4 Hz	
					TM10	0			Timer data (High-order) 8 Hz	
	SVDDT	SVDON	CLKCHG	OSCC	SVDDT	-	Normal	Low voltage	SVD data (1 when SVDON = 0)	
0F6H	R		R/W		SVDON	0	On	Off	SVD circuit on/off	
UFOR					CLKCHG	0	OSC1	OSC3	CLK change OSC1/OSC3	
					oscc	1	On	Off	OSC3 oscillation on/off	
	RCDIV	RCDUTY	RT1	RT0	RCDIV	х			REM carrier cycle set	
0F7H	R/W		RCDUTY	х			REM carrier duty set			
01-711					RT1	х			REM τ-cycle set	
					RT0	х			REM τ-cycle set	

Table 1.1.2.c I/O Memory Map (0F8H-0F9H, 0FAH-0FBH)

Address		Register				Comment					
Address	D3	D2	D1	D0	Name	Init	1	0	Comment		
	RIC3	RIC2	RIC1	RIC0	RIC3	х			REM interrupt counter set (τ clock) (all :1 after count comleted)		
0F8H	W				RIC2	х			(an .1 arter count connected)		
OF OF	UFOR			RIC1	Х						
					RIC0	х					
	ROUT1	ROUT0	MF91	MF90	ROUT1	0			REM output-on time set $(0 \tau - 3 \tau)$		
0F9H	R/W				ROUT0	0			REM output-on time set (0 τ – 3 τ)		
01 311	711				MF91	x			General-purpose register (bit)		
				MF90	х			General-purpose register (bit)			
	K03	K02	K01	K00	K03	-	High	Low	Input port (fall : interrupt factor)		
0FAH		F	₹		K02	-	High	Low	Input port (fall : interrupt factor)		
OI AII					K01	-	High	Low	Input port (fall : interrupt factor)		
					K00	-	High	Low	Input port (fall : interrupt factor)		
	K13	K12	K11	K10	K13	-	High	Low	Input port (fall : interrupt factor)		
0FBH	R		K12	-	High	Low	Input port (fall : interrupt factor)				
U-DI1					K11	-	High	Low	Input port (fall : interrupt factor)		
					K10	-	High	Low	Input port (fall : interrupt factor)		

Table 1.1.2.d I/O Memory Map (0FCH-0FFH)

Address	Register				Comment				
71001033	D3	D2	D1	D0	Name	Init	1	0	Comment
	R03	R02	R01	R00	R03	1	High	Low	Output port
05011	R/W				R02	1	High	Low	Output port
0FCH					R01	1	High	Low	Output port
					R00	1	High	Low	Output port
	R13	R12	R11	R10	R13	1	High	Low	Output port
0FDH	R/W				R12	1	High	Low	Output port
OFDH					R11	1	High	Low	Output port
					R10	1	High	Low	Output port
	P03	P02	P01	P00	P03	1	High	Low	I/O port (used as input port after initial reset)
0FEH	R/W				P02	1	High	Low	I/O port (used as input port after initial reset)
UFER					P01	1	High	Low	I/O port (used as input port after initial reset)
					P00	1	High	Low	I/O port (used as input port after initial reset)
0FFH	OPDT	OPON	IOC	R20	OPDT	-	High	Low	Analog comparator data (0 or 1)
	R	R R/W			OPON	0	On	Off	Analog comparator on/off
					IOC	0	Out	ln	I/O port control out/in
					R20	0	High	Low	Output port

1.2 Watchdog Timer

The watchdog timer detects any unexpected malfunction in the CPU.

Watchdog timer control

The S1C621A0 contains a watchdog timer using OSC1 (32.768 kHz) as the source oscillation frequency. If the software fails to reset the timer for 3–4 seconds, it automatically provides the CPU with an initial reset signal.

Following is a description of the address of the bit used for watchdog timer control:

Table 1.2.1 I/O Memory Map

Address		Reg	ister						Comment
Addiess	D3	D2	D1	D0	Name	Init	1	0	
	WDRST	TI2	TI8	TI32	WDRST	Clear	Clear	-	Watchdog timer reset
	W		R		TI2	0	Yes	No	Interrupt factor flag (Timer 2 Hz) Clear to 0 after read
0F1H					TI8	0	Yes	No	Interrupt factor flag (Timer 8 Hz) Clear to 0 after read
					TI32	0	Yes	No	Interrupt factor flag (Timer 32 Hz) Clear to 0 after read

Note: Init = value at initial reset, - = not set on the circuit

• WDRST: Watchdog timer reset

Writing 1 to this bit causes the watchdog timer to be reset. If 0 is written in the WDRST bit, the CPU goes into the 'no-operation' state.

During the Halt state, the timer continues to operate. If the Halt state continues for 3–4 seconds, the CPU is automatically initialized and must restart from the initial reset state.

Watchdog timer control program sample

• Resetting the watchdog timer

Two program steps are needed to reset the watchdog timer:

LD	Y,0F1H	; Sets the address of the watchdog timer
LD	MY,1000B	; Resets the watchdog timer

LD instructions must be used to reset the timer because the watchdog timer reset bit (WDRST) is at the same address as the timer interrupt factor flag (TI). (If OR instructions were used, the interrupt factor flag would be cleared.)

The WDRST bit can be addressed by using the X register instead of the Y register.

CHAPTER 2 PERIPHERAL CIRCUITS

This section describes how the S1C621A0 software controls each of the peripheral circuits.

2.1 Oscillation Circuit

Oscillation circuit control

Either the OSC1 (32.768 kHz) crystal oscillation circuit or the OSC3 (455 kHz) ceramic oscillation circuit can be selected by software.

Following is a description of the address of the bits for oscillation circuit control:

Table 2.1.1 I/O Memory Map

Address	Register				Comment				
	D3	D2	D1	D0	Name	Init	1	0	Comment
0501	SVDDT	SVDON	CLKCHG	OSCC	SVDDT	-	Normal	Low voltage	SVD data (1 when SVDON = 0)
	R	R/W			SVDON	0	On	Off	SVD circuit on/off
0F6H					CLKCHG	0	OSC1	OSC3	CLK change OSC1/OSC3
					oscc	1	On	Off	OSC3 oscillation on/off

Note: Init = value at initial reset, - = not set on the circuit

• OSCC: OSC3 oscillation circuit drive control

The OSCC bit controls the alternative of turning the OSC3 oscillation circuit on or off. OSC3 oscillation stays on with OSCC at 1, and off with OSCC at 0. The oscillation turns on at initial reset.

The OSC3 oscillation circuit must be kept off for power-saving purposes, except where a remote-control carrier signal must be output or the CPU operated at high speed.

CLKCHG: CPU clock frequency change
 The CLKCHG bit controls the alternative of using OSC1 or OSC3 as the CPU operation clock. OSC3 is selected with CLKCHG at 0, and OSC1 with CLKCHG at 1. OSC3 is selected at initial reset.

Oscillation circuit control program samples

• Changing clock at power-on (OSC3 \rightarrow OSC1):

	LD	Y,0F1H	; Set watchdog timer address
	LD	A,0EH	<i>i</i> ¬
	LD	В,5	;
	LD	M3,B	; Set loop counter
LOOP4	LD	M2,B	; bet loop counter
LOOP3	LD	M1,A	;
LOOP2	LD	M0,A	;_
LOOP1	LD	X,0D0H	; Set segment memory address
LOOP0	LBPX	MX,0FFH	<i>i</i> ¬
	ADD	A,0FH	; All LCDs on
	JP	NZ,LOOPO	;_
	LD	MY,1000B	Reset watchdog timer
	DEC	M0	Coop 1
	JP	NZ,LOOP1	;;
	DEC	M1	Coop 2
	JP	NZ,LOOP2	;;;
	DEC	M2	Coop 3
	JP	NZ,LOOP3	;;;
	DEC	М3	Coop 4
	JP	NZ,LOOP4	;;;
	LD	Y,0F6H	; Set oscillation circuit address
1	OR	MY,0010B	; Change CPU clock from OSC3 to OSC1
2	AND	MY,1110B	; Turn OSC3 oscillation off

A time of at least 3 seconds is required until OSC1 oscillation becomes stable after a voltage has supplied. This means that when you change the CPU clock from OSC3 to OSC1, you must have a delay of at least 3 seconds after an initial reset has been invoked.

In the above sample, the CPU clock is changed about 3.2 seconds after all LCDs have turned on.

To stop OSC3 oscillation, execute steps ① to ② in the program. Using only one instruction step for changing the CPU clock from OSC3 to OSC1 and turning OSC3 oscillation off will result in a CPU malfunction.

• Changing clock from OSC1 to OSC3:

	LD	Ү,0F6H	; Set oscillation circuit address	
	OR	MY,0001B	; Turn OSC3 oscillation on	
	LD	A,0	; ¬	
LOOP	ADD	A,0FH	; The CPU waits about 6 ms	
	JP	NZ,LOOP	; _	
	AND	MY,1101B	Change CPU clock from OSC1 to OSC3	

With the 455 kHz ceramic oscillator, a time of at least 5 ms is required until the selected OSC3 oscillation becomes stable. This means that when you change the CPU clock from OSC1 to OSC3, you must have a delay of at least 5 ms after OSC3 oscillation has turned on.

In the above sample, the CPU clock is changed about 6 ms after OSC3 oscillation has turned on.

Remember, changing the CPU clock while OSC3 oscillation remains unstable will cause a CPU malfunction.

The OSCC and CLKCHG bits can be addressed by using the X register instead of the Y register.

2.2 Input Ports

Input port control

The S1C621A0 contains 8 bits of general-purpose input ports (4 bits \times 2). Data of input port pins can be read on a 4-bit basis (K00–K03, K10–K13).

Following is a description of the addresses of the input ports:

Table 2.2.1 I/O Memory Map

Address Register Comment							Comment			
Address D3 D2 D1 D0 Name Init 1 0		Comment								
	K03	K02	K01	K00	K03	-	High	Low	Input port (fall : interrupt factor)	
0FAH	R				K02	_	High	Low	Input port (fall : interrupt factor)	
UFAIT					K01	-	High	Low	Input port (fall : interrupt factor)	
					K00	-	High	Low	Input port (fall: interrupt factor)	
	K13	K12	K11	K10	K13	-	High	Low	Input port (fall : interrupt factor)	
0FBH	R			K12	-	High	Low	Input port (fall: interrupt factor)		
Orbit					K11	-	High	Low	Input port (fall: interrupt factor)	
					K10	-	High	Low	Input port (fall : interrupt factor)	

Note: Init = value at initial reset, - = not set on circuit

The input state of each bit is determined by the data at the corresponding address, i.e., K00–K03 on the data at 0FAH and K10–K13 on the data at 0FBH.

The input port pin can give the CPU an interrupt request by the falling edge of an input. For details, see Section 2.9, "Interrupt and Halt".

• Input interrupt programing related precautions




Fig. 2.2.1 Input Interrupt Timing

When the content of the mask register is rewritten, while the port K input is in the active status. The input interrupt factor flag is set at \odot .

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status (input terminal = low status), the factor flag for input interrupt may be set.

For example, a factor flag is set with the timing of \odot shown in Figure 2.2.1. However, when clearing the content of the mask register with the input terminal kept in the low status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set.

Consequently, when the input terminal is in the active status (low status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the falling edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (high status).

Input port control program samples

• Loading K00-K03 to A register

LD	Y,0FAH	; Set port address
LD	A,MY	i A register \leftarrow K00–K03

Execution of these two program steps loads the data of the input port to the A register, like this:

Fig. 2.2.2 Contents of A Register
 D3
 D2
 D1
 D0

 A register
 K03
 K02
 K01
 K00

The data of the input port can be loaded to the B register or MX instead of the A register.

• Bit-unit checking of input port pins

	DI		; Disable interrupt
	LD	Y,0FBH	; Set port address
INPUT1	FAN	MY,0010B	; Lean until K11 turns to 0
	JP	MY,0010B; Loop until	; Loop until K11 turns to 0
INPUT2	FAN	MY,0010B	; Lean until K11 turns to 1
	JP	Z,INPUT2	Loop until K11 turns to 1

This program is looped until a rising edge is input to the K11 input port pin.

The input port can be addressed by using the X register instead of the Y register.

Note When the input port is changed from low level to high level through a pull-up resistor, the wave rises with a certain delay caused by the time constants of the pull-up resistance and the input gate capacitance. It is therefore necessary to provide a proper waiting time before the input port data is read.

2.3 Output Ports

Output port control

The S1C621A0 contains 9 bits of general-purpose output ports (4 bits \times 2 + 1). The output port is a read/write register; its pins provide the contents of the register.

Following is a description of the address of each output port.

Table 2.3.1 I/O Memory Map

Address	s Register Comment							Comment	
Address	D3 D2 D1 D0		Name	Init	1	0	Comment		
	R03	R02	R01	R00	R03	1	High	Low	Output port
0FCH		R	W		R02	1	High	Low	Output port
OFCIT					R01	1	High	Low	Output port
					R00	1	High	Low	Output port
	R13	R12	R11	R10	R13	1	High	Low	Output port
0FDH	R/W				R12	1	High	Low	Output port
OFDIT					R11	1	High	Low	Output port
					R10	1	High	Low	Output port
	OPDT	OPON	IOC	R20	OPDT	_	High	Low	Analog comparator data (0 or 1)
0FFH	R R/W				OPON	0	On	Off	Analog comparator on/off
					IOC	0	Out	ln	I/O port control out/in
					R20	0	High	Low	Output port

Note: Init = value at initial reset, - = not set on the circuit

The output state of each bit is determined by the data at the corresponding address, i.e., R00–R03 depends on the data at 0FCH, R10–R13 on the data at 0FDH, and bit R20 on the data at 0FFH, D3.

At initial reset, bits R00-R13 are set to 1 and R20 to 0.

Output port control program samples

• Loading data of B register to R10-R13

LD	Y,0FDH	; Set port address
LD	MY,B	$R10-R13 \leftarrow B \text{ register}$

Execution of these two program steps loads the data of the B register to the output port pins, like this:




Fig. 2.3.1 Correspondence of Write Data and Output Port

The output data can be taken from the A register, MX, or immediate data instead of the B register.

• Bit-unit operation of output port pins

_			
	LD	Y,0FCH	; Set port address
	OR	MY,0010B	$; R01 \leftarrow 1$
	AND	MY,1011B	; R02 ← 0

Execution of this program causes the output port pins to be set as follows:





Fig. 2.3.2 Output Result

FOUT output

When FOUT is selected in R12 by using a mask option, its output turns on if 0 is set in the register and to high level DC if 1 is set in the register.

	LD	Y,OFDH	; Set port address					
	AND	MY,1011B	; FOUT on					
	LD	X,COUNT	; ¬					
	LBPX	MX,5BH	;					
	LD	В,1	;					
LOOP	LD	X,COUNT	; Wait about 100 ms					
	SUB	MX,B	; (in the 32.768 kHz clock mode)					
	LDPX	A,MX	;					
	SBC	MX,0	;					
	OR	A,MX	;					
	JP	NZ,LOOP	;_					
	OR	MY,0100B	; FOUT off					



In the above program example, the FOUT output stays on for about 100 ms as shown in Figure 2.3.3. The output port can be addressed by using the X register instead of the Y register.

Note When FOUT turns on or off asynchronously of timing signal controlled by software, its waveform contains "hazard". Keep this in mind when using FOUT as the source oscillation for any other device.

2.4 I/O Ports

I/O port control

The S1C621A0 contains 4 bits of general-purpose I/O port (4 bits \times 1). The contents of the I/O control register determines whether the port is used as input or output. The port works as input with the register set at 0, and output with the register set at 1.

Following is a description of the address of the I/O port.

Table 2.4.1 I/O Memory Map

Address	Register							Comment		
Address	D3	D2	D1	D0	Name	Init	1	0	Comment	
	P03	P02	P01	P00	P03	1	High	Low	I/O port (used as input port after initial reset)	
OFEH	R/W				P02	1	High	Low	I/O port (used as input port after initial reset)	
UFER					P01	1	High	Low	I/O port (used as input port after initial reset)	
					P00	1	High	Low	I/O port (used as input port after initial reset)	
	OPDT	OPON	IOC	R20	OPDT	_	High	Low	Analog comparator data (0 or 1)	
OFFH	R R/W			OPON	0	On	Off	Analog comparator on/off		
OFFIT					IOC	0	Out	In	I/O port control out/in	
					R20	0	High	Low	Output port	

Note: Init = value at initial reset, - = not set on the circuit

• Use as input port:

The I/O port works as input with the I/O control register (address 0FFH, D1) set at 0. The input state of the I/O port pins (P00–P03) is determined by reading the data at address 0FEH.

• Use as output port:

The I/O port works as output with the I/O control register set at 1. The output state of the I/O port pins is determined by the data at address 0FEH. The data is held by the register, and can be set independently of the contents of the I/O control register. (Out put data can be set even with the port set in the input mode.)

At initial reset, the I/O control register is set to 0. This means that the I/O port turns to the input mode and all data registers are set to 1.

I/O port control program samples

• Loading P00-P03 input data to A register

LD	Y,OFFH	; Set I/O control register address
AND	MY,1101B	; Set port to input mode
LD	Y,OFEH	; Set port address
LD	A,MY	$;$ A register \leftarrow P00–P03

Execution of these four program steps loads the data of the I/O port pins to the A register, like this:

Fig. 2.4.1 Correspondence of I/O Port (Input) and A Register

	D3	D2	D1	D0
A register	P03	P02	P01	P00

• Loading P00-P03 output data to A register

LD	Y,OFFH	; Set I/O control register address
OR	MY,0010B	; Set port to output mode
LD	Y,OFEH	; Set port address
 LD	A,MY	$A register \leftarrow P00-P03 (register output)$

Execution of these four program steps loads the contents of the data register of the I/O port to the A register, like this:



Fig. 2.4.2 Correspondence of I/O Port (Output) and A Register

Data can be loaded from the I/O port to the B register or MX instead of the A register.

• Loading contents of B register to P00-P03

LI	D	Y,OFFH	; Set I/O control register address
OI	R	MY,0010B	; Set port to output mode
LI	D	Y,OFEH	; Set port address
LI	D	MY,B	$; P00-P03 \leftarrow B \text{ register}$

Execution of these four program steps loads the data of the B register to the I/O port pins, like this:




Fig. 2.4.3 Correspondence of I/O Port (Output) and B Register

The output data can be taken from the A register, MX, or immediate data instead of the B register.

The I/O port can be addressed by using the X register instead of the Y register.

Bit-unit operation of the I/O port is identical to that of the input ports (K00-K03, K10-K13) or output ports (R00-R03, R10-R13, R20).

Note The pull-up operation of the I/O port is turned on by the internal memory read signal. Remember, this will cause data to be taken in during a transient pull-up condition if OSC3 stays on.

2.5 LCD Driver

LCD driver control

The S1C621A0 contains LCD drivers that can drive up to 128 segments. Each segment memory can be assigned to any bit at addresses 0D0H to 0EFH by using a mask option. The LCD segment is on with 1 set in the segment memory, and off with 0 set in the segment memory. Note that the segment memory is a write-only memory.




Fig. 2.5.1 Segment Memory Assignment

^ d dua a a		Da	ata	
Address	D3	D2	D1	D0
0D0H	d	с	b	a
0D1H		g	f	e

In the assignment shown above, display of 7 segments is controlled by writing data at segment memory addresses 0D0H and 0D1H.

LCD driver control program samples

• Displaying 7 segments

	ORG	000H	
	RETD	3FH	; Display "0"
	RETD	06H	; Display "1"
	RETD	5BH	; Display "2"
	RETD	4FH	; Display "3"
	RETD	66H	; Display "4"
	RETD	6DH	; Display "5"
	RETD	7DH	; Display "6"
	RETD	27H	; Display "7"
	RETD	7FH	; Display "8"
	RETD	6FH	; Display "9"
;			
SEVENS	LD	в,0	; Set jump address
	LD	X,0D0H	; Set segment memory address
	JPBA		

When this routine (the above example) is called (by the CALL or CALZ instruction) with any number from 0 to 9 set in the A register for the assignment of Figure 2.5.1, seven segments are displayed according to the contents of the A register:

Table 2.5.1 Diagram of Characters

ACC	Display	ACC	Display
0	0	5	5
1	1	6	5
2	2	7	7
3	3	8	8
4	4	9	9

The RETD instruction can be used to write data to the segment memory only if it is addressed by using the X register. (Addressing by using the Y register is invalid.)

Note that the stack pointer must be set to a proper value before the CALL (CALZ) instruction is executed.

• Bit-unit operation of segment memory




Fig. 2.5.2 Segment Memory Assignment

LD	X,SEGBUF	; Set segment memory buffer address
LD	Y,0E0H	; Set segment memory address
LD	MX,3	; Set buffer data
LD	MY,MX	; SEG-A and B on (\bigcirc, \triangle)
AND	MX,1110B	; Change buffer data
LD	MY,MX	; SEG-A off (\bullet, \triangle)
AND	MX,1101B	; Change buffer data
LD	MY,MX	; SEG-B off $(\bullet, \blacktriangle)$

For manipulation of the segment memory in bit-units for the assignment of Figure 2.5.2, a buffer must be provided in RAM to hold data. Note that, since the segment memory is a write-only memory, data cannot be changed directly by using an ALU instruction (for example, AND or OR).

2.6 Timer

Timer control

The S1C621A0 contains a timer using OSC1 (32.768 kHz) as the source oscillation frequency. It is an 8-bit binary counter, the data of which can be read in 4-bit units (the high-order 4 bits and the low-order 4 bits).

Following is a description of the address of the timer:

Table 2.6.1 I/O Memory Map

Address	Register								Comment
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
	TMRUN	ETI2	ETI8	ETI32	TMRUN	0	Run	Clear & Stop	Timer Run/Clear & Stop
0F3H		R/	W		ETI2	0	Enable	Mask	Interrupt mask register (Timer 2 Hz)
0.0	1				ETI8	0	Enable	Mask	Interrupt mask register (Timer 8 Hz)
					ETI32	0	Enable	Mask	Interrupt mask register (Timer 32 Hz)
	TM03	TM02	TM01	TM00	TM03	0			Timer data (low-order) 16 Hz
0F4H	R			TM02	0			Timer data (low-order) 32 Hz	
01411				TM01	0			Timer data (low-order) 64 Hz	
					TM00	0			Timer data (low-order) 128 Hz
	TM13	TM12	TM11	TM10	TM13	0			Timer data (High-order) 1 Hz
0F5H	R			TM12	0			Timer data (High-order) 2 Hz	
01-311				TM11	0			Timer data (High-order) 4 Hz	
					TM10	0			Timer data (High-order) 8 Hz

Note: Init = value at initial reset

The state of the timer is determined by the low-order 4-bit data at address 0F4H and the high-order 4-bit data at address 0F5H. With 32.768 kHz used at OSC1, each bit is assigned a frequency as specified in Table 2.6.1.

The timer can be reset and stopped by setting 0 at 0F3H, D3 (TMRUN). With 1 set at this address, the timer is counted up. At initial reset, the TMRUN bit is set to 0 and the timer cleared.

The timer can invoke an interrupt factor to the CPU at the falling edge of a 32 Hz, 8 Hz or 2 Hz signal. For details, see Section 2.9, "Interrupt and Halt".

Figure 2.6.1 shows the timing of each bit of the timer and the timing of each interrupt request.




Fig. 2.6.1 Timing Chart of Timer

Timer control program samples

• Initializing the timer

LD	Y,0F3H	; Set timer reset bit address
AND	MY,0111B	; Reset and stop the timer
OR	MY,1000B	; Start the timer

Execution of these three program steps resets (i.e., clears all of TM00–TM03 and TM10–TM13 to 0) and starts the timer.

• Loading the timer

LD	Y,0F4H	; Set timer low-order address
LDPY	A,MY	; A register ← TM00–TM03
LD	B,MY	; B register ← TM10–TM13

Execution of these three program steps loads the low-order 4 bits to the A register and the high-order 4 bits to the B register:

Fig. 2.6.2 Correspondence of Timer Data and Registers

	D3	D2	D1	D0
A register	TM03	TM02	TM01	TM00
	D3	D2	D1	D0
B register	TM13	TM12	TM11	TM10

The timer can be loaded to MX instead of the A and B registers.


• Checking timer edge

	LD	X,TMSTAT	; Set timer edge counter address
	CP	MX,0	; Check if MX is zero
	JP	Z,RETURN	; Jump if Z flag = 1
	LD	Y,0F5H	; Set timer high-order address
	LD	A,MY	; A register \leftarrow TM13–TM10
	LD	Y,TMDTBF	; Set timer data buffer address
	XOR	MY,A	; Exclusive-OR
	FAN	MY,0010B	; Check D1 bit of timer data buffer
	LD	MY,A	; Timer data buffer A register
	JP	Z,RETURN	; Jump if Z flag = 1
	ADD	MX,0FH	; Decrement timer edge counter
;			
RETURN	RET		; Return

This program takes a subroutine form. It is called at short intervals, and decrements the data at address TMSTAT at an apparent rate of once every 125 ms until the data reaches 0. The timing chart is shown in Figure 2.6.3.

TMSTAT and TMDTBF may be arbitrary addresses in RAM and do not involve a hardware function.

The timer can be addressed by using the X register instead of the Y register.



II-28

S1C621A0 TECHNICAL SOFTWARE

2.7 Remote-control LEDs

Remote LED control

The S1C621A0 contains a control circuit that drives remote-control LEDs. Typically, either PPM or PWM waves are used for remote-control transmission. The pulse width of these waves can be determined by software or by hardware (data set by software and waves generated by hardware).




Fig. 2.7.1 Remote-controlled Transmission

The carrier of the waveforms shown in Figure 2.7.1 has a frequency 1/8 or 1/12 the OSC3 ceramic oscillation frequency. The ratio is selected by software. Two different duty ratios are available for each of these two division ratios.

Table 2.7.1 shows the registers that control the remote-control transmission waves (REM). It is followed by a detailed description of the individual registers. The Technical Hardware Manual describes the features of each of the two methods for determining the REM pulse width (software or hardware). Select whichever method is convenient to your programming.

Table 2.7.1 REM Control Registers

				Met	hod	
Address	Data bit	R/W	Name	Software timer	Hardware timer	Contents
0F0H	D3	R/W	REMSO	0		0: Forced REM output off.
						1: Forced REM output on.
						Writing 1: Carrier counter is forced
						to be reset and started (for hardware
						timer, must be fixed at 0).
0F0H	D2	R	IREM		0	REM interrupt factor flag
						1: interrupt request
0F2H	D3	R/W	REMC	0	0	0: Turns REM carrier circuit off.
						1: Turns REM carrier circuit on.
0F2H	D2	R/W	EIREM		0	REM interrupt mask register
						0: Disables (masks) interrupt
						1: Enables interrupt
0F7H	D3	R/W	RCDIV	0	0	Sets REM carrier interval
	D2	R/W	RCDUTY			and duty ratio.
						RCDIV RCDUTY Frequency division ratio
						0 0 1/8 1/4
						0 1 1/8 3/8
						1 0 1/12 1/3
						1 1 1/12 1/4
0F7H	D1	R/W	RT1		0	Sets REM reference cycle (τ).
	D0	R/W	RT0			RT1 RT0 Frequency division ratio 2
						0 0 1/12
						0 1 1/16
						1 0 1/20
						1 1 1/32
0F8H	D3	W	RIC3		0	Sets count in interrupt counter.
	D2	W	RIC2			Counts one each time data is written
	D1	W	RIC1			Writing 0FH is prohibited.
	D0	W	RIC0			Writing in software timer mode
						is prohibited.
0F9H	D3	R/W	ROUT1		0	Sets REM output width (τ count).
	D2	R/W	ROUT0			Operates only once each time data
						is written.
						Writing in software timer mode
						is prohibited.
						is promoted.

Detailed description of REM control registers—Part 1 (operation under software timer control)

REMC

The REMC register turns the REM circuit on or off. Setting the register to 1 causes the OSC3 clock to be introduced into the carrier generator circuit, thus turning the REM circuit on. If the register is set to 0, the REM circuit turns off; this synchronizes with the reference cycle (τ). OSC3 must be turned off at least the time τ after the REMC register has been set to 0. The REMC register can be set to 1 only with OSC3 on.

At Initial reset, the REMC register is set to 1 and initialized by hardware. This dictates that at least 32 machine cycles be required before the REMC register can be set to 0.

If you need no REM output, hold the REMC register at 0 to save power.

RCDIV and RCDUTY

The REM carrier is generated by dividing the OSC3 frequency. The RCDIV and RCDUTY registers are used to determine a division ratio and a duty ratio. Once set, these registers generate carriers with the set division ratio and duty ratio. Except for initialization the REMC register should be set at 0 when the RCDIV and RCDUTY registers are set. (Setting RCDIV and RCDUTY with the REMC at 1 will cause a malfunction.)

REMSO

The REMSO register is used when a pulse width is determined by software, A carrier is on at the REM pin while the REMSO register is set at 1. Thus the pulse width of the REM output is determined by the timing of when data 1 or 0 is set in the REMSO register.

If you use hardware to determine a pulse width, the REMSO register must be fixed at 0.

These four registers are used to determine REM output under software timer control.

Sample of REM output program under software timer control


Sample of REM out- • PPM waveform output (OSC3 = 455 kHz)

	LD	х,0F6H	; Set oscillation circuit address				
	OR	MX,0001B	OSC3 oscillation on				
	CALL	TWAIT	; Wait 7.7 ms				
	AND	MX,1101B					
	LD	Y,0F7H					
	OR	MY,1000B					
	AND	MY,1011B	11B ; Set 1/3 duty ratio				
	LD	Y,0F2H	; Set REMC address				
	OR	MY,1000B	; REMC on				
	LD	Y,0F0H	; Set REMSO address				
(1)	LD	MY,1000B	; REMSO on				
	CALL	TWAIT	; Wait 0.56 ms				
(2)	LD	MY,0000B	; REMSO off				
	CALL	TWAIT	; Wait 0.56 ms				
(3)	LD	MY,1000B	; REMSO on				
	CALL	TWAIT	; Wait 0.56 ms				
(4)	LD	MY,0000B	; REMSO off				
	CALL	TWAIT	; ¬				
	CALL	TWAIT	;				
	CALL	TWAIT	; Wait 1.69 ms				
	NOP7		;				
	NOP5		; _				
(5)	LD	MY,1000B	; REMSO on				
	CALL	TWAIT	; Wait 0.56 ms				
(6)	LD	MY,0000B	; REMSO off				
	LD	Y,0F2H	; Set REMC address				
	AND	MY,0111B	REMC off				
	CALL	TWAIT	; Wait 1.12 ms				
	CALL	TWAIT	; — wait 1.12 ms				
	OR	MX,0010B	Change from OSC3 to OSC1				
	AND	MX,1110B	OSC3 oscillation off				

Subroutine TWAIT LD A, 0CH ; LOOP1 NOP7 ; OSC1: Wait 7.7 ms ADD A, 0FH ; JP NZ, LOOP1 ; NOP5 ; OSC3: Wait 0.56 ms

RET

In the above sample program of REM output under software timer control, the data is output in PPM format and in the order 0 to 1. The timing chart is shown in Figure 2.7.2.



This sample program is not practical because the output data 1 and 0 are fixed. A practical program must have the length of waiting time selected by the 1 and 0 transmission data and the waiting time defined in the program must take into account the time required for such selection. It is generally recommended that the 1 and 0 transmission data be selected from the contents of a transmission data table stored in RAM.

As the REM output operation under software timer control involves difficulties in time control, hardware timer control is the better choice if the transmission format meets the hardware timer specifications.


Detailed description of REM control registers—Part 2 (operation under hardware timer control)

• RT1 and RT0

The RT1 and RT0 registers define the timing at which the reference cycle τ is generated in the hardware timer control mode. Once these registers are set, a waveform will be generated at the same reference τ interval.


The registers must be set with REMC at 0, except for initialization. (Setting the registers with REMC at 1 results in a malfunction.)

Figure 2.7.3 shows the timing chart with a carrier division ratio of 1/12.



• REMC

The REMC register is described in "Detailed description of REM control registers—Part 1". Its timing chart is shown in Figure 2.7.4.



Timing

A maximum 384 machine cycles* are required until the REM circuit stops after REMC is set to 0. Even if the CPU clock is changed from OSC3 to OSC1 with REMC = 0, OSC3 must not be turned off before the REM circuit stops.

* This time depends on the interval τ that has been set. If a shorter interval is set, the maximum time required until the REM circuit stops after REMC = 0 is shorter.

II-35

ROUT1 and ROUT0

The ROUT1 and ROUT0 registers define the REM output time. REM data is automatically output at τ intervals in accordance with the timing data set in the ROUT1 and ROUT0 registers. The REM output is automatically turned off after the elapse of the set time. The REM output time tro is given by the following equation:

$$t_{RO} = (ROUT1 \times 2 + ROUT0) \times \tau$$

The values set in the ROUT1 and ROUTO registers are taken into the REM output length generation circuit synchronously with the rising edge of a τ -waveform. For this reason, avoid writing data into the ROUT1 and ROUT0 registers during one carrier cycle before and after the rise of the τ -waveform.

If 0 is set in both registers (ROUT1 and ROUT0), no REM data is output. Figure 2.7.5 shows the timing of REM output based on the data set in the ROUT1 and ROUT0 registers.




Fig. 2.7.5 REM Circuit Restart Timing

Under hardware timer control, REM output occurs only once after data is written to the ROUT1 and ROUT0 registers. It is therefore necessary that data be written into these registers acceding to the required timing to generate a transmission waveform.

For a one-time output of REM data covering 4τ or more cycles, data must be written into the ROUT1 and ROUT0 registers before the timing at which the REM output turns off (see the timing α shown in Figure 2.7.5).

If 0 is set in both the ROUT1 and ROUT0 registers at the timing α in Figure 2.7.5, the REM output will be turned of at the next τ timing.

RIC0-RIC3

This 4-bit register (down-counter) determines the timing of a REM interrupt under hardware timer control. It is decremented synchronously with τ . When reaching 0FH, the register stops down-counting and invokes an interrupt.

The time length tric, which depends on the RICO-RIC3 data, is given by the following equation:

$$t_{RIC} = (RIC3 \times 2^3 + RIC2 \times 2^2 + RIC1 \times 2 + RIC0) \times \tau$$

 $t_{\rm RI}$, the time required until an interrupt is invoked, is calculated by:

tri = tric + (1 ± 1 instruction cycle)

Interrupt response time

Time set by RIC register (
$$n \times \tau$$
)

II-37




Fig. 2.7.6 REM Interrupt Timing

In Figure 2.7.6, a REM interrupt occurs at the timing TRIC set in the RIC register.

Once data has been set in the RIC register, avoid writing data again into the register before a REM interrupt occurs, as this may cause an invalid interrupt.

The values allowed for the RIC register are 0 to 0EH.

EIREM

The EIREM register controls REM interrupt masking. To output REM data using an interrupt under hardware timer control, set the EIREM register to 1. Set it to 0 after completion of the REM output.

• IREM

This register is the flag which is set when a REM interrupt occurs. Whether or not a REM interrupt has occurred can be identified by software. The flag is reset by reading it.

Read the IREM flag must be read in DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

For details on the EIREM and IREM, see section 2.9, "Interrupt and Halt".

The registers described above are used under hardware timer control. To program remote-control transmission waveforms under hardware timer control, set ROUT and RIC with the REM interrupt routine and repeat operations as many times as the total bits making up the transmission data.

put program under hardware timer control

Sample of REM out- • PPM waveform output (OSC3 = 455 kHz)

	DI		; Disable interrupt		
	LD	в,0001в	; Initialize bit pointer		
	LD Y,DATA		; Set transmission data address		
	LD	MY,0101B	; Set transmission data		
	LD	х,0F6H	; Set oscillation circuit address		
	OR	MX,0001B	OSC3 oscillation on		
	CALL	TWAIT	Wait 7.3 ms		
	AND	MX,1101B	Change from OSC1 to OSC3		
	LD	X,0F7H	; Set REM frequency division ratio		
			; and duty address		
	LD	MX,1010B	<i>i</i> Division ratio = $1/12$, duty = $1/3$,		
			$\tau = 20$ carriers		
	LD	х,0F2H	; Set REMC address		
	LBPX	MX,8CH	; REMC on, enable REM interrupt,		
			idisable input interrupt and timer		
			; interrupt		
	CALL	REMINT	; Call REM interrupt routine		
;					
LOOP1	FAN	A,1111B	Check transmission and flag		
	JP	Z,LOOP1	i Jump if transmission end flag = 0		
	CALL	TWAIT	Wait 0.527 ms, REMC off		
	LD	X,0F6H	; Set oscillation circuit address		
	OR	MX,0010B	Change from OSC3 to OSC1		
	AND	MX,1110B	OSC3 oscillation off		
	ΕI		; Enable interrupt		

Subroutine

TWAIT	LD	A,OBH	;-	1
LOOP2	NOP7		;	
	ADD	A,OFH	;	OSC1: Wait 7.3 ms
	JP	NZ,LOOP2	;	OSC3: Wait 0.527 ms
	NOP5		;	
	NOP7		;-	
	RET			

DEM	interrupt	routing
Γ □ IVI	IIILEITUDI	TOULINE

REMIT PUSH F ; Store flag FAN B, 1111B ; Check bit pointer for zero JP Z, REMEND ; Jump if Z flag = 1			
.TD 7 REMEND : Jump if 7 flag - 1			
of Z, Kenend /Jump n Z nag – 1			
FAN MY, B ; Check transmission data for	r 1 or 0		
LD X,0F8H ;Set RIC address			
JP NZ, PPM1 ; Jump if transmission data =	= 1		
(2) LBPX MX, 41H ; Set ROUT1 τ and RIC1 τ			
JP BITSFT ; Jump to BITSFT			
(1) PPM1 LBPX MX , 43H ; Set ROUT1 τ and RIC3 τ	; Set ROUT1 τ and RIC3 τ		
BITSFT RCF ; Reset C flag			
RLC B ; Shift bit pointer left			
LD X, 0F0H ; Set REM interrupt factor fla	ag		
; address			
LD A, MX ; Reset REM interrupt factor	flag		
LD A, 0 ; Transmission end flag $\leftarrow 0$			
POP F ; Restore flag			
EI ; Enable interrupt			
RET ; Interrupt routine return			
;			
REMEND LD X,0F9H ; Set ROUT address			
(3) LD MX,0100B; Set ROUT1 τ			
CALL TWAIT ; Wait 1 055 ms 27	; Wait 1.055 ms 2τ		
CALL TWAIT ; Watt 1.035 ms 2t			
LD X,0F2H ; Set REMC address			
LBPX MX, 0F3H ; REMC off, disable REM in	iterrupt,		
; enable input interrupt and			
; timer interrupt			
LD X, 0F0H ; Set REM interrupt factor fla	ag		
; address			
LD A, MX ; Reset REM interrupt factor	flag		
LD A, 1 ; Transmission end flag $\leftarrow 1$			
POP F ; Restore flag			
RET ; Interrupt routine return			

Given above is a sample of an REM output program under hardware timer control. The contents of address "DATA" are sequentially output in PPM format on a 4-bit, LSB first basis.

Figure 2.7.7 shows the timing chart.




Fig. 2.7.7 Timing Chart

In the hardware timer control mode, REM data is output synchronously with the τ waveform according to the data set in the associated registers. This releases the CPU temporarily from the REM output procedure after the data has been set in the registers. Use of the REM interrupt function allows the REM output procedure and other operations to be virtually paralleled.

Notes on REM circuit

• Initialization of REM circuit

The following programming steps are needed to initialize the REM circuit (τ-clock, REM interrupt circuit):

- 1. Write data at addresses 0F7H and 0F8H in that order within 80 machine clocks (equivalent to eleven 7-clock instructions) after release from initial reset.
- 2. With REMC = 0 (0F2H, D3), the REM circuit must not be stopped within an interval of 1τ after data has been written at address 0F8H.
- 3. To initialize the REM interrupt circuit, read the REM interrupt factor flag (address 0F0H) to clear it at least an interval of 2τ after data has been written at address 0F8H.

• Programming REM circuit

In programming the REM circuit the following precautions should be observed:

- 1. After initial reset, the REMC register stays at 1 to initialize the carrier generator circuit. The REMC register can only be reset to 0 after initialization (at least 32 machine clocks later).
- 2. The REM circuit does not stop immediately after the REMC register is reset to 0. It stops synchronously with the cycle τ , until which time OSC3 must be held on.
- 3. With the REM circuit in operation, do not write data at addresses 0F8H and 0F9H (REM interrupt counter and REMOUT width setting register) during an interval or one carrier before and after the rise of τ .
- 4. With the REM circuit in operation, do not write data at address 0F7H (τ -setting register).

- 5. During operation under hardware timer control, the REMSO register must be fixed at 0.
- 6. Read the IREM (REM interrupt factor flag) in DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.
- 7. The values that can be set in the REM interrupt counter (0F8H) are from 0 to 0EH. Remember, writing 0FH into the counter causes an error.
- 8. Once data has been written into the REM interrupt counter (0F8H), writing data into the counter again results in an interrupt error if it is done before a REM interrupt occurs.

2.8 AMP and SVD

AMP and SVD control

The S1C621A0 contains an analog comparator (AMP) and a supply voltage detector (SVD), the data of which can be read by software. These circuits can be individually turned on/off to save power.

Following is a description of the addresses of the AMP/SVD control bits:

Table 2.8.1 I/O Memory Map

Address	Register							Comment	
Address	D3	D2	D1	D0	Name	Init	1	0	Comment
0F6H	SVDDT	SVDON	CLKCHG	OSCC	SVDDT	-	Normal	Low voltage	SVD data (1 when SVDON = 0)
	R		R/W		SVDON	0	On	Off	SVD circuit on/off
					CLKCHG	0	OSC1	OSC3	CLK change OSC1/OSC3
					oscc	1	On	Off	OSC3 oscillation on/off
0FFH	OPDT	OPON	IOC	R20	OPDT	-	High	Low	Analog comparator data (0 or 1)
	R R/W			OPON	0	On	Off	Analog comparator on/off	
					IOC	0	Out	ln	I/O port control out/in
					R20	0	High	Low	Output port

Note: Init = value at initial reset, - = not set on the circuit

(1)AMP

• OPON

This bit controls analog comparator (AMP) power on/off. The AMP circuit stays on with OPON at 1, and off with OPON at 0. At initial reset, the AMP circuit is off. While the circuit is not in use, hold it at 0 to save power.

OPDT

When the AMP is used as a comparator, the output data appears in OPDT. This bit is 1 with AMPP > AMPM, and 0 with AMPP < AMPM. If the OPON bit is 0, the OPDT bit is fixed at 1.

(2) SVD

SVDON

This bit controls supply voltage detector (SVD) power on/off. The SVD circuit stays on with SVDON at 1, and off with SVDON at 0. At initial reset, the SVD circuit is off. While the circuit is not in use, hold it at 0 to save power.

SVDDT

The output data from the SVD circuit appears in SVDDT. This bit is 1 if the supply voltage is normal, and 0 if it becomes low. When the SVDON bit is 0, the SVDDT bit is fixed at 1.

AMP and SVD control program samples

• Loading AMP output data to A register

	LD	Y,OFFH	; Set AMP circuit address
	OR	MY,0100B	; AMP circuit on
	LD	A,8	; ¬
LOOP	ADD	A,0FH	Wait about 3 ms
	JP	NZ,LOOP	;_
	LD	A,MY	i A register, D3 \leftarrow OPDT
	AND	MY,1011B	; AMP circuit off
			·

Execution of the above program loads the AMP output data "OPDT" to D3 of the A register.

It takes 3 ms for the AMP output to become stable when the circuit is turned from off to on. Therefore, the program must include a waiting time of at least 3 ms before the output data is loaded after the AMP circuit has been turned on.

The OPDT data can be loaded to the B register or MX instead of the A register.

These two bits can be addressed by using the X register instead of the Y register.

• Loading SVD output data to B register

	LD	Y,0F6H	; Set SVD circuit address
	OR	MY,0100B	; SVD circuit on
	LD	A,8	<i>i</i> ¬
LOOP	ADD	A,OFH	; Wait about 3 ms
	JP	NZ,LOOP	;_
	LD	B,MY	<i>i</i> B register, D3 \leftarrow SVDDT
	AND	MY,1011B	; SVD circuit off

Execution of the above program loads the SVD output data "SVDDT" to D3 of the B register.

As with the AMP circuit, it takes 3 ms for the SVD output to become stable when the circuit is turned from off to on.

The SVDDT data can be loaded to the A register or MX instead of the B register.

These two bits can be addressed by using the X register instead of the Y register.

2.9 Interrupt and Halt

Interrupt and halt control

The S1C621A0 supports a total of six interrupt functions: two input interrupts, three timer interrupts, and one remote control (REM) interrupt. These interrupts can be individually enabled or disabled. In addition, all interrupts can be disabled at one time by the DI instruction.

Each interrupt has a independent vector address, and its priority is decided by software. (Note that one common address is used for the three timer interrupts.)

An interrupt is used for restarting from a halt state dictated by the HALT instruction. Thus, if a halt state is entered with all interrupts disabled, the system will restart from the initial reset state under watchdog timer control.

The addresses relating to interrupt control are listed below.

Table 2.9.1 I/O Memory Map

Address		Reg	ister		Comment					
Address	D3	D2	D1	D0	Name	Init	1	0	Comment	
	REMSO	IREM	IK1	IK0	REMSO	0	On	Off	Forced REM output (on/off)	
	R/W		R		IREM	х	Yes	No	Interrupt factor flag (REM) Clear to 0 after read	
0F0H					IK1	0	Yes	No	Interrupt factor flag (K10–K13) Clear to 0 after read	
					IK0	0	Yes	No	Interrupt factor flag (K00–K03) Clear to 0 after read	
	WDRST	TI2	TI8	TI32	WDRST	Clear	Clear	-	Watchdog timer reset	
05411	W	W R			TI2	0	Yes	No	Interrupt factor flag (Timer 2 Hz) Clear to 0 after read	
0F1H					TI8	0	Yes	No	Interrupt factor flag (Timer 8 Hz) Clear to 0 after read	
					TI32	0	Yes	No	Interrupt factor flag (Timer 32 Hz) Clear to 0 after read	
	REMC	EIREM	EIK1	EIK0	REMC	1	On	Off	REM carrier generation on/off	
0F2H		R	W		EIREM	0	Enable	Mask	Interrupt mask register (REM)	
01 211					EIK1	0	Enable	Mask	Interrupt mask register (K10–K13)	
					EIK0	0	Enable	Mask	Interrupt mask register (K00–K03)	
	TMRUN	ETI2	ETI8	ETI32	TMRUN	0	Run	Clear & Stop	Timer Run/Clear & Stop	
0F3H		R	W		ETI2	0	Enable	Mask	Interrupt mask register (Timer 2 Hz)	
0.0.1					ETI8	0	Enable	Mask	Interrupt mask register (Timer 8 Hz)	
					ETI32	0	Enable	Mask	Interrupt mask register (Timer 32 Hz)	

Note: Init = value at initial reset, x = undefined, - = not set on the circuit

(1) Interrupt Factor Flags

• IK0

Set to 1 by a fall of input port signals K00–K03. Software checks this flag to judge whether or not a K00–K03 input interrupt has occurred. Also, software resets the flag by reading its status.

• IK1

Set to 1 by a fall of input port signals K10–K13. Software checks this flag to judge whether or not a K10–K13 input interrupt has occurred. Also, software resets the flag by reading its status.

IREM

Set to 1 by a borrow (0FH) of the REM interrupt counter RIC. Software checks this flag to judge whether or not a REM interrupt has occurred. Also, software resets the flag by reading its status.

• TI32

Set to 1 by a fall of the timer TM02 (32 Hz). Software checks this flag to judge whether or not a 32 Hz timer interrupt has occurred. Also, software resets the flag by reading its status.

• TI8

Set to 1 by a fall of the timer TM10 (8 Hz). Software checks this flag to judge whether or not an 8 Hz timer interrupt has occurred. Also, software resets the flag by reading its status.

• TI2

Set to 1 by a fall of the timer TM12 (2 Hz). Software checks this flag to judge whether or not a 2 Hz timer interrupt has occurred. Also, software resets the flag by reading its status.

Read the interrupt factor flag in the DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

(2) Interrupt Mask Register

• EIK0

The EIKO flag register enables or disables a K00–K03 input interrupt. When this register is set to 1 in the EI mode with the interrupt flag IKO at 1, the CPU is interrupted.

• EIK1

The EIK1 flag register enables or disables a K10–K13 input interrupt. When this register is set to 1 in the EI mode with the interrupt flag IK1 at 1, the CPU is interrupted.

EIREM

The EIREM flag register enables or disables a REM interrupt. When this register is set to 1 in the EI mode with the interrupt flag IREM at 1, the CPU is interrupted.

• ETI32

The ETI32 flag register enables or disables a 32 Hz timer interrupt. When this register is set to 1 in the EI mode with the interrupt flag TI32 at 1, the CPU is interrupted.

ETI8

The ETI8 flag register enables or disables an 8 Hz timer interrupt. When this register is set to 1 in the EI mode with the interrupt flag TI8 at 1, the CPU is interrupted.

• ETI2

The ETI2 flag register enables or disables a 2 Hz timer interrupt. When this register is set to 1 in the EI mode with the interrupt flag TI2 at 1, the CPU is interrupted.

(3) Interrupt Vector Address

The S1C621A0 interrupt vector address is made up of the low-order 4 bits of the program counter (12 bits), each of which is assigned a specific function as shown in Figure 2.9.1.

PCP3	PCP2	PCP1	PCP0	PCS7	PCS6	PCS5	PCS4	PCS3	PCS2	PCS1	PCS0	
0	0	0	1	0	0	0	0	X	X	X	X	
Data depending on timer interrupt									,			
Data depending on REM interrupt												
Data depending on K10–K13 input interrupt												
Data depending on K00–K03 input interrupt												

Fig. 2.9.1 Interrupt Vector Address

As shown in Figure 2.9.1, the data set in each of the loworder 4 bits of the program counter depends on whether or not an interrupt has occurred. Each of the bits is set to 1 if the corresponding interrupt occurs; otherwise, it is set to 0.

All of the three timer interrupts have the same vector address, and software must be used to judge whether or not a given timer interrupt has occurred.

The interrupt vector address is set to page 1, step 1-0FH depending on the mode in which an interrupt occurs.

Examples

 A K00-K03 input interrupt and a timer interrupt have occurred at the same time:

Fig. 2.9.2 Example of Interrupt Vector Setting 1

PCP3	PCP2	PCP1	PCP0	PCS7	PCS6	PCS5	PCS4	PCS3	PCS2	PCS1	PCS0
0	0	0	1	0	0	0	0	1	0	0	1

The program counter is set to page 1, step 9.

Only a REM interrupt has occurred:

Fig. 2.9.3 Example of Interrupt Vector Setting 2

PCP3	PCP2	PCP1	PCP0	PCS7	PCS6	PCS5	PCS4	PCS3	PCS2	PCS1	PCS0
0	0	0	1	0	0	0	0	0	1	0	0

The program counter is set to page 1, step 4.

The occurrence of an interrupt automatically causes hardware to reset the interrupt flag, resulting in the DI mode. Use software to set the EI mode as required after the interrupt has been processed.

Setting the EI mode at the beginning of the interrupt routine allows programmable nesting levels.

Each interrupt factor flag must be reset in the associated interrupt routine before setting the EI mode. (The flag is reset by software when it read its status.) If the EI mode is set without resetting the interrupt factor flag and with the interrupt enable flag at 1, the preceding interrupt will occur again.

Figure 2.9.4 shows an interrupt logic diagram.

Read the interrupt factor flag in DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.




Fig. 2.9.4 Interrupt Logic Diagram

Interrupt and halt control program samples

• Restarting from halt mode by interrupt

Main ro	Main routine						
	LD	Y,0F2H	; Set REM input interrupt mask				
			; register address				
	OR	MY,0111B	; Enable REM input interrupt				
	INC	Y	; Set timer interrupt mask register				
			; address				
	OR	MY,0111B	; Enable timer interrupt				
;							
MAIN	ΕI		; Set interrupt flag				
	HALT		; Halt mode				
	JP	MAIN	; Jump to "MAIN"				

	ORG	101H	
;			
	JP	REMIN	Generate "IKO"
	JP	REMIN	Generate "IK1"
	JP	REMIN	Generate "IK0, IK1"
	JP	REMIN	Generate "IREM"
	JP	REMIN	Generate "IK0, IREM"
	JP	REMIN	Generate "IK1, IREM"
	JP	REMIN	Generate "IK0, IK1, IREM"
	JP	REMIN	Generate "TI"
	JP	REMIN	Generate "IK0, TI"
	JP	REMIN	Generate "IK1, TI"
	JP	REMIN	Generate "IK0, IK1, TI"
	JP	REMIN	Generate "IREM, TI"
	JP	REMIN	Generate "IK0, IREM, TI"
	JP	REMIN	Generate "IK1, IREM TI"
	JP	REMIN	Generate "IK0, IK1, IREM, TI"
;			
REMIN	LD	Y,0F0H	; Set REM,input interrupt factor
			; flag address
	LD	X,RIFSTK	; Set REM,input interrupt factor
			; flag buffer address
	LD	MX,MY	; Factor flag buffer \leftarrow factor
			; flag
	FAN	MX,0100B	Check REM interrupt factor
	JP	Z,NOREM	; Jump if no interrupt factor
			; exists
	CALL	REMINT	Call REM interrupt routine

NOREM	LD	X,RIFSTK	; Set REM input interrupt factor
	FAN	MX,0010B	; flag buffer address ; Check K10–K13 input interrupt ; factor
	JP	Z,NOIK1	; Jump if no interrupt factor ; exists
	CALL	IK1INT	Call K10–K13 input interrupt routine
;			
NOIK1	LD	X,RIFSTK	; Set REM input interrupt factor ; flag buffer address
	FAN	MX,0001B	Check K00–K03 input interrupt factor
	JP	Z,TIMER	; Jump if no interrupt factor ; exists
	CALL	IK0INT	Call K00–K03 input interrupt routine
; TIMER	LD	Y,0F1H	; Set timer interrupt factor flag ; address
	LD	X,TMFSTK	; Set timer interrupt factor flag ; buffer address
	LD	MX,MY	; Factor flag buffer ← factor ; flag
	FAN JP	MX,0100B Z,NO2HZ	Check 2 Hz timer interrupt factor Jump if no interrupt factor exists
	CALL	TINT02	; Call 2 Hz timer interrupt routine
, NO02HZ	LD	X,TMFSTK	; Set timer interrupt factor flag ; buffer address
	FAN	MX,0010B	Check 8 Hz timer interrupt factor
	JP	Z,NO8HZ	; Jump if no interrupt factor ; exists
;	CALL	TINT08	; Call 8 Hz timer interrupt routine
NO08HZ	LD	X,TMFSRK	; Set timer interrupt factor flag ; buffer address
	FAN	MX,0001B	; Check 32 Hz timer interrupt
	JP	Z,NO32HZ	; Jump if no interrupt factor ; exists
;	CALL	TINT32	Call 32 Hz timer interrupt routine
NO32HZ	RET		; Interrupt routine return

In the above program, the CPU is cycled through starting from the halt mode by interrupt, processing the interrupt and returning to the halt mode again.

All interrupts are enabled. If they occur at the same time, they are processed in the following priority order set by software:

- 1) REM interrupt
- 2) K10-K13 input interrupt
- 3) K00-K03 input interrupt
- 4) 2 Hz timer interrupt
- 5) 8 Hz timer interrupt
- 6) 32 Hz timer interrupt

The sample program prohibits interrupt nesting and always proceeds in the priority order. The interrupt routines are located at the addresses (label: ??????) given by CALL instructions.

An interrupt factor flag is reset by software when it read its status. When simultaneously using interrupts that have interrupt factor flag at the same address, store flag checks in RAM before doing so. (Direct checking with the FAN instruction will reset all factor flags at the same address.)

Read the interrupt flag in DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

CHAPTER 3 SYSTEM INITIALIZATION SAMPLE PROGRAM

	ORG	100Н	
	JP	INIT	; Jump to "INIT"
;			
	ORG	110H	
INIT	RST	F,0011B	; Interrupt disable and decimal adjust off
			; (For compatibility with the S1C6214)
	LD	A,0	; ¬
	LD	B,0DH	; Initialize stack pointer
	LD	SPL,A	; $SP \leftarrow 0D0H$
	LD	SPH,B	; _
	LD	X,0F2H	; Reset and stop timer
	LBPX	MX,8	; All interrupt enable flags off
	LD	X,0F0H	; REMSO off
	LDPX	MX,0	; I MANUSCON
	LD	A,MX	Reset timer interrupt factor flag
	LD	MX,1000B	Reset watchdog timer
	LD	X,0F7H	i Set frequency division ratio = $1/12$,
			iduty = $1/3$, $\tau = 16$ carriers
	LBPX	MX,9	i^{-1} Set RIC = 0 τ
;			
	LD	Y,0F1H	; Set watchdog timer address
	LD	A,0	; ¬
	LD	B,0FH	;
	LD	M2,B	; Set loop counter
ALLON3	LD	M1,A	;
ALLON2	LD	M0,A	; _
ALLON1	LD	X,0D0H	; Set segment memory address
ALLON0	LBPX	MX,0FFH	; ¬
	LD	MY,1000B	; Reset watchdog timer
	ADD	A,OFH	; All LCDs on
	JP	NZ,ALLONO	; –
	DEC	MO	Loop 1
	JP	NZ,ALLON1	; _ `
	DEC	M1	Coop 2
	JP	NZ,ALLON2	; –

```
NZ, ALLON3; Loop 3
         DEC
         JΡ
;
         LD
                  X,0F2H
                                 REMC off
                  MX,0
         LD
                  X,OFOH
         LD
                                 Reset REM interrupt, input interrupt
                  A,MX
                               ;  dactor flag
         LD
;
                  X,0
         LD
         LD
                  A,0DH
RAMCR1 LD
                  В,О
                  MX,0
RAMCRO LDPX
                                 Clear RAM 00H-CFH
                  B,OFH
         ADD
                  NZ, RAMCRO;
         JΡ
         ADD
                  A,OFH
                  NZ, RAMCR1;
         JΡ
;
                  X,OF6H
         LD
                                 Change from OSC3 to OSC1
         OR
                  MX,0010B
                                 OSC3 oscillation off
                  MX,1110B
         AND
         LD
                  X,OF9H
                                 Set\ ROUT = 0\ \tau
                  MX,0
         LD
         LD
                  X,OFOH
                               ; ¬ Reset watchdog timer
                  MX,80H
                                 Enable input interrupt and 2 Hz
         LBPX
                                 timer interrupt
                               LBPX
                  MX,0C3H
;
                  X,0
         LD
                  Y,0
         LD
                              ;
         LD
                  A,0
                              ;
                                 Clear each register flag
         LD
                  B, 0
                  F,0
         RST
         ΕI
                               ; Enable interrupt
```

Table 3.1 Result of Execution of Initialization Program

Internal circu	Setting value					
General register	A	0				
General register	В	0				
Index register	X	0				
Index register	Y	0				
Stack pointer	SP	0D0H				
Interrupt flag	I	1				
Decimal flag	D	0				
Zero flag	Zero flag Z					
Carry flag	С	0				
RAM data (0–0CFH)		0				
Segment data (0D0H-01	0FH					
System clock change (C	System clock change (OSC1)					
REM circuit stop						
REM frequency division	REM frequency division ratio, duty and τ set					

The sample program above is a basic initialization program of the S1C621A0. Before using the program, add further information that may be needed for the intended application.

CHAPTER 4 SUMMARY OF PROGRAMMING NOTES

Core CPU

Only the program counter, new page pointer, interrupt flag and decimal flag are set. Any undefined values for internal circuits must be programmed.

• Memory

Memory is not mounted in unused area within the memory map and in memory area not indicated in this manual. For this reason, normal operation cannot be assured for programs that have been prepared with access to these areas.

• Oscillation Circuit

- (1) At least 3 seconds is required for OSC1 (crystal oscillation circuit) to become stable after a voltage has supplied. When changing the CPU clock from OSC3 to OSC1, have a delay of at least 3 seconds after release from a system reset.
- (2) If the 455 kHz ceramic oscillator is used for OSC3 oscillation, at least 5 ms is required for the OSC3 oscillation to become stable when the circuit is switched from off to on. The CPU clock must not be switched from OSC1 to OSC3 until 5 ms after the OSC3 oscillation has started.
- (3) OSC3 oscillation can be turned off only when OSC1 is used as the CPU clock. Using only one instruction to change the clock from OSC3 to OSC1 and turn OSC3 oscillation off will result in a CPU malfunction.

• Input Port

- (1) When an input port is changed from low to high level using a pull-up resistor, the waveform rises with a certain delay caused by the time constant of the pull-up resistance and input gate capacitance. Therefore, it is necessary to program the operation so that a proper waiting timer exists before the input port is read.
- (2) Input interrupt programing related precautions




Fig. 4.1 Input Interrupt Timing

When the content of the mask register is rewritten, while the port K input is in the active status. The input interrupt factor flag is set at ①.

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status (input terminal = low status), the factor flag for input interrupt may be set.

For example, a factor flag is set with the timing of \odot shown in Figure 4.1. However, when clearing the content of the mask register with the input terminal kept in the low status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set. Consequently, when the input terminal is in the active status (low status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the falling edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (high status).

• I/O Port

The I/O port is pulled up by an internal memory read signal. Note that the I/O port is read during a transient pull-up state during operation of OSC3.

• LCD Driver

The segment memory is a write-only memory. Its data cannot be directly changed by an ALU instruction (AND, OR, etc.). (Bit manipulation requires a buffer to be provided in RAM for storage of data.)

• REM Circuit

See "Notes on REM circuit" in Section 2.7.

AMP and SVD

At AMP or SVD power-on, at least 3 ms is required until the output becomes stable. The program must include a waiting time of at least 3 ms before the output is read.

• Interrupt

- (1) An interrupt is used for restarting from the halt state. If a halt state is entered with all interrupts disabled, the system will rested from the initial reset state under watchdog timer control.
- (2) When an interrupt occurs, hardware resets the interrupt flag placing it in DI mode. After the interrupt has been completed, use software to set the EI mode as necessary.

It is possible to make the nesting level programmable by setting the EI mode at the beginning of the interrupt routine.

- (3) Each interrupt factor flag must be reset before the EI mode is set in the associated interrupt handling routine. (The flag is reset by software when it reads its status.) If the EI mode is set with out resetting the interrupt factor flag and with the interrupt enable flag at 1, the preceding interrupt will occur again.
- (4) An interrupt factor flag is reset by software when it reads its status. If simultaneously using interrupts that have interrupt factor flags at the same address, store the flag checks in RAM before doing so. (Checking directly with the FAN instruction will reset all the factor flags at the same address.)
- (5) Read the interrupt factor flag in the DI status (interrupt flag = 0). Reading of interrupt factor flags is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.
- (6) For an input interrupt, the noise reject circuit causes a delay of 0.65 ms (maximum) before the interrupt factor flag is set. To clear the flag after scanning keys with a key matrix, a proper waiting time must be set in the program.

II-65

APPENDIX	Α	RAM Map
-----------------	---	---------

D	PROGRAM NAME:	AME:														1	
O NAME LSB 2 NAME LSB 3 NAME A NAME MSB 6 NAME MSB 6 NAME A NAME] /H	0	-	2	က	4	2	9	7	8	თ	∢	В	ပ	۵	Ш	ш
	0 NAME																
					1					1	-			1			
	LSB	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			1 1 1 1 1 1 1 1			1		1 1 1 1 1 1 1 1	1		1	1 1 1 1 1 1 1 1			1 1 1 1 1 1 1
	MSB	1	1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1	1	1	1	1	1	1 1	1		1
	1	1					1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 1 1 1 1 1 1 1 1	 	!		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
	LSB	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1		 		1	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1			1 1 1 1 1 1
	2 NAME																
		1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			1		1				1			1
								1 1									
	LSB																
	3 NAME							1			1		1			1	1
	MSB	1		1	1		1			1	1		-				1
	!			1	1 1 1 1 1 1 1 1		1	1	1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1		1			
	LSB			1	1 1 1 1 1 1 1 1			1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-		1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
	NAME																
	MSB		1	1	1						-		-				-
		1			1	-	-	1									
	!	-			1 1 1 1 1 1 1 1				-	1 1 1 1 1 1 1							
	5 NAME	1						1									1
	MSB	1	1	1	1 1 1 1 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1	1	1	1 1 1
	1	1	1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1		1 1 1 1 1
	LSB	 	1	1	 	1	1	 		 	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1		1	! ! !
	6 NAME								-								
	MSB	1			1 1 1	-			-	1							
	1	1		1	1 1 1 1 1 1 1				1	1		1	1	1			
	LSB	1		1 1 1 1 1 1 1 1				1	1	1 1 1 1 1 1 1 1	1			1 1 1 1 1 1 1			-
	7 NAME																
	MSB	1	1														
	!			1	1 1 1 1 1 1 1 1		1	1	1	1	1	1	1	1		1	
TSB	LSB	1			1 1 1 1 1 1 1 1 1												

0	PROGRAM NAME O 8 NAME USB NAME B NAME C NA	O	. –	α	м	4	ro .	(C)	_	σ	o	∢	Δ	O	Δ	ш	ш
о О Ш Ц	MSB	REMSO REMSO REM RA RA	REMSO WDRST IREM T12 IRCM T18 IRCM T18 IRCM T18 IRCM T18 IRCM T18 IRCM T132 IRCM	EIREM EIREM EIRO EIRO	TMRUN ET12 ET18 ET18	TM03 TM02 TM01 TM01	TM13 TM12 TM11 TM10	SVDDT SVDDT SVDDT SVDDT SVDDT SVDDT SVDDT	RCDIV RCDUTY RT1 RT0	RIC3 RIC3 RIC0	ROUT1 ROUT0 MF91 MF90	K K K K K K K K K K K K K K K K K K K	A A A A A A A A A A A A A A A A A A A	R03 R02 R01 R00	R R R R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	P03 P02 P01 P00	O O O O O O O O O O O O O O O O O O O

APPENDIX B Instruction Set

01	Mne-						Оре	eratio	on C	ode					Flag	011	Overton
Classification	monic	Operand	В	Α	9	8	7	6	5	4	3	2	1	0	IDZC	Clock	Operation
Branch	PSET	p	1	1	1	0	0	1	0	p4	р3	p2	p1	p0		5	$NBP \leftarrow p4, NPP \leftarrow p3 \sim p0$
instructions	JP	s	0	0	0	0	s7	s6	s5	s4	s3	s2	s1	s0		5	$PCB \leftarrow NBP, PCP \leftarrow NPP, PCS \leftarrow s7 \sim s0$
		C, s	0	0	1	0	s7	s6	s5	s4	s3	s2	s1	s0		5	PCB \leftarrow NBP, PCP \leftarrow NPP, PCS \leftarrow s7~s0 if C=1
		NC, s	0	0	1	1	s7	s6	s5	s4	s3	s2	s1	s0		5	PCB \leftarrow NBP, PCP \leftarrow NPP, PCS \leftarrow s7~s0 if C=0
		Z, s	0	1	1	0	s7	s6	s5	s4	s3	s2	s1	s0		5	PCB \leftarrow NBP, PCP \leftarrow NPP, PCS \leftarrow s7~s0 if Z=1
		NZ, s	0	1	1	1	s7	s6	s5	s4	s3	s2	s1	s0		5	PCB \leftarrow NBP, PCP \leftarrow NPP, PCS \leftarrow s7~s0 if Z=0
	JPBA		1	1	1	1	1	1	1	0	1	0	0	0		5	$PCB \leftarrow NBP, PCP \leftarrow NPP, PCSH \leftarrow B, PCSL \leftarrow A$
	CALL	s	0	1	0	0	s7	s6	s5	s4	s3	s2	s1	s0		7	$M(SP\text{-}1) \!\leftarrow\! PCP, M(SP\text{-}2) \!\leftarrow\! PCSH, M(SP\text{-}3) \!\leftarrow\! PCSL \!+\! 1$
																	$SP \leftarrow SP-3$, $PCP \leftarrow NPP$, $PCS \leftarrow s7 \sim s0$
	CALZ	s	0	1	0	1	s7	s6	s5	s4	s3	s2	s1	s0		7	$M(SP-1) \leftarrow PCP, M(SP-2) \leftarrow PCSH, M(SP-3) \leftarrow PCSL+1$
																	$SP \leftarrow SP-3, PCP \leftarrow 0, PCS \leftarrow s7 \sim s0$
	RET		1	1	1	1	1	1	0	1	1	1	1	1		7	$PCSL \leftarrow M(SP), PCSH \leftarrow M(SP+1), PCP \leftarrow M(SP+2)$
																	$SP \leftarrow SP+3$
	RETS		1	1	1	1	1	1	0	1	1	1	1	0		12	$PCSL \leftarrow M(SP), PCSH \leftarrow M(SP+1), PCP \leftarrow M(SP+2)$
																	$SP \leftarrow SP+3, PC \leftarrow PC+1$
	RETD	l	0	0	0	1	<i>l</i> 7	<i>l</i> 6	<i>l</i> 5	l 4	13	<i>l</i> 2	<i>l</i> 1	<i>l</i> 0		12	$PCSL \leftarrow M(SP), PCSH \leftarrow M(SP+1), PCP \leftarrow M(SP+2)$
																	$SP \leftarrow SP+3$, $M(X) \leftarrow l3 \sim l0$, $M(X+1) \leftarrow l7 \sim l4$, $X \leftarrow X+2$
System	NOP5		1	1	1	1	1	1	1	1	1	0	1	1		5	No operation (5 clock cycles)
control	NOP7		1	1	1	1	1	1	1	1	1	1	1	1		7	No operation (7 clock cycles)
instructions	HALT		1	1	1	1	1	1	1	1	1	0	0	0		5	Halt (stop clock)
Index	INC	X	1	1	1	0	1	1	1	0	0	0	0	0		5	$X \leftarrow X+1$
operation		Y	1	1	1	0	1	1	1	1	0	0	0	0		5	$Y \leftarrow Y+1$
instructions	LD	X, x	1	0	1	1	x7	х6	x5	x4	х3	x2	x1	x0		5	$XH \leftarrow x7 \sim x4, XL \leftarrow x3 \sim x0$
		Y, y	1	0	0	0	у7	у6	y5	y4	у3	y2	y1	y0		5	$YH \leftarrow y7 \sim y4, YL \leftarrow y3 \sim y0$
		XP, r*	1	1	1	0	1	0	0	0	0	0	r1	r0		5	$XP \leftarrow r$
		XH, r	1	1	1	0	1	0	0	0	0	1	r1	r0		5	XH←r
		XL, r	1	1	1	0	1	0	0	0	1	0	r1	r0		5	$XL \leftarrow r$
		YP, r*	1	1	1	0	1	0	0	1	0	0	r1	r0		5	$YP \leftarrow r$
		YH, r	1	1	1	0	1	0	0	1	0	1	r1	r0		5	YH←r
		YL, r	1	1	1	0	1	0	0	1	1	0	r1	r0		5	YL←r
		r, XP*	1	1	1	0	1	0	1	0	0	0	r1	r0		5	$r \leftarrow XP$
		r, XH	1	1	1	0	1	0	1	0	0	1	r1	r0		5	$r \leftarrow XH$
		r, XL	1	1	1	0	1	0	1	0	1	0	r1	r0		5	$r \leftarrow XL$
		r, YP*	1	1	1	0	1	0	1	1	0	0	r1	r0		5	$r \leftarrow YP$
		r, YH	1	1	1	0	1	0	1	1	0	1	r1	r0		5	$r \leftarrow YH$
		r, YL	1	1	1	0	1	0	1	1	1	0	r1	r0		5	$r \leftarrow YL$
	ADC	XH, i	1	0	1	0	0	0	0	0	i3	i2	il	i0	1 1	7	XH←XH+i3~i0+C
		XL, i	1	0	1	0	0	0	0	1	i3	i2	il	i0	1 1	7	$XL \leftarrow XL + i3 \sim i0 + C$
		YH, i	1	0	1	0	0	0	1	0	i3	i2	i1	i0	1 1	7	YH←YH+i3~i0+C
		YL, i	1	0	1	0	0	0	1	1	i3	i2	i1	i0	1 1	7	YL←YL+i3~i0+C

"*" mean "not in S1C621A0".

	Mne-			_			Ope	eratio	n C	ode					FI	lag			
Classification	monic	Operand	В	Α	9	8	7	6	5	4	3	2	1	0	I D	Z	С	Clo	k Operation
Index	CP	XH, i	1	0	1	0	0	1	0	0	i3	i2	i1	i0		1	1	7	XH-i3~i0
operation		XL, i	1	0	1	0	0	1	0	1	i3	i2	i1	i0		1	1	7	XL-i3~i0
instructions		YH, i	1	0	1	0	0	1	1	0	i3	i2	i1	i0		1	1	7	YH-i3~i0
		YL, i	1	0	1	0	0	1	1	1	i3	i2	i1	i0		1	1	7	YL-i3~i0
Data	LD	r, i	1	1	1	0	0	0	r1	r0	i3	i2	i1	i0				5	r ← i3~i0
transfer		r, q	1	1	1	0	1	1	0	0	r1	r0	q1	q0				5	$r \leftarrow q$
instructions		A, Mn	1	1	1	1	1	0	1	0	n3	n2	n1	n0				5	$A \leftarrow M(n3 \sim n0)$
		B, Mn	1	1	1	1	1	0	1	1	n3	n2	n1	n0				5	$B \leftarrow M(n3 \sim n0)$
		Mn, A	1	1	1	1	1	0	0	0	n3	n2	n1	n0				5	M(n3~n0)←A
		Mn, B	1	1	1	1	1	0	0	1	n3	n2	n1	n0				5	$M(n3\sim n0) \leftarrow B$
	LDPX	MX, i	1	1	1	0	0	1	1	0	i3	i2	i1	i0				5	$M(X) \leftarrow i3 \sim i0, X \leftarrow X+1$
		r, q	1	1	1	0	1	1	1	0	r1	r0	q1	q0				5	$r \leftarrow q, X \leftarrow X+1$
	LDPY	MY, i	1	1	1	0	0	1	1	1	i3	i2	i1	i0				5	$M(Y) \leftarrow i3 \sim i0, Y \leftarrow Y+1$
		r, q	1	1	1	0	1	1	1	1	r1	r0	q1	q0				5	$r \leftarrow q, Y \leftarrow Y+1$
	LBPX	MX, l	1	0	0	1	17	<i>l</i> 6	15	<i>l</i> 4	13	12	<i>l</i> 1	10				5	$M(X) \leftarrow l \ 3 \sim l \ 0, \ M(X+1) \leftarrow l \ 7 \sim l \ 4, \ X \leftarrow X+2$
Flag	SET	F, i	1	1	1	1	0	1	0	0	i3	i2	i1	i0	$\uparrow \uparrow$	\uparrow	\uparrow	7	F←F∀i3~i0
operation	RST	F, i	1	1	1	1	0	1	0	1	i3	i2	i1	i0	$\downarrow \downarrow$	\downarrow	\downarrow	7	F←F^i3~i0
instructions	SCF		1	1	1	1	0	1	0	0	0	0	0	1			\uparrow	7	C←1
	RCF		1	1	1	1	0	1	0	1	1	1	1	0			\downarrow	7	C←0
	SZF		1	1	1	1	0	1	0	0	0	0	1	0		1		7	Z←1
	RZF		1	1	1	1	0	1	0	1	1	1	0	1		\downarrow		7	Z←0
	SDF		1	1	1	1	0	1	0	0	0	1	0	0	1			7	D←1 (Decimal Adjuster ON)
	RDF		1	1	1	1	0	1	0	1	1	0	1	1	↓			7	D←0 (Decimal Adjuster OFF)
	EI		1	1	1	1	0	1	0	0	1	0	0	0	1			7	$I \leftarrow 1$ (Enables Interrupt)
	DI		1	1	1	1	0	1	0	1	0	1	1	1	\downarrow			7	$I \leftarrow 0$ (Disables Interrupt)
Stack	INC	SP	1	1	1	1	1	1	0	1	1	0	1	1				5	SP← SP+1
operation	DEC	SP	1	1	1	1	1	1	0	0	1	0	1	1				5	SP← SP-1
instructions	PUSH	r	1	1	1	1	1	1	0	0	0	0	r1	r0				5	$SP \leftarrow SP-1, M(SP) \leftarrow r$
		XP *	1	1	1	1	1	1	0	0	0	1	0	0				5	$SP \leftarrow SP-1, M(SP) \leftarrow XP$
		XH	1	1	1	1	1	1	0	0	0	1	0	1				5	$SP \leftarrow SP-1, M(SP) \leftarrow XH$
		XL	1	1	1	1	1	1	0	0	0	1	1	0				5	$SP \leftarrow SP-1, M(SP) \leftarrow XL$
		YP *	1	1	1	1	1	1	0	0	0	1	1	1				5	$SP \leftarrow SP-1, M(SP) \leftarrow YP$
		YH	1	1	1	1	1	1	0	0	1	0	0	0				5	$SP \leftarrow SP-1, M(SP) \leftarrow YH$
		YL	1	1	1	1	1	1	0	0	1	0	0	1				5	$SP \leftarrow SP-1, M(SP) \leftarrow YL$
		F	1	1	1	1	1	1	0	0	1	0	1	0				5	$SP \leftarrow SP-1, M(SP) \leftarrow F$
	POP	r	1	1	1	1	1	1	0	1	0	0	r1	r0				5	$r \leftarrow M(SP), SP \leftarrow SP+1$
		XP *	1	1	1	1	1	1	0	1	0	1	0	0				5	$XP \leftarrow M(SP), SP \leftarrow SP+1$
		XH	1	1	1	1	1	1	0	1	0	1	0	1				5	$XH \leftarrow M(SP), SP \leftarrow SP+1$
		XL	1	1	1	1	1	1	0	1	0	1	1	0				5	$XL \leftarrow M(SP), SP \leftarrow SP+1$
		YP *	1	1	1	1	1	1	0	1	0	1	1	1				5	$YP \leftarrow M(SP), SP \leftarrow SP+1$

"*" mean "not in S1C621A0".

01	Mne-	0					Оре	eratio	n Co	ode					FI	ag		011	0
Classification	monic	Operand	В	Α	9	8	7	6	5	4	3	2	1	0	I D	Ζ (Clock	Operation
Stack	POP	YH	1	1	1	1	1	1	0	1	1	0	0	0				5	$YH \leftarrow M(SP), SP \leftarrow SP+1$
operation		YL	1	1	1	1	1	1	0	1	1	0	0	1				5	$YL \leftarrow M(SP), SP \leftarrow SP+1$
instructions		F	1	1	1	1	1	1	0	1	1	0	1	0	1 1	1:	$\hat{\mathbf{I}}$	5	$F \leftarrow M(SP), SP \leftarrow SP+1$
	LD	SPH, r	1	1	1	1	1	1	1	0	0	0	r1	r0				5	SPH← r
		SPL, r	1	1	1	1	1	1	1	1	0	0	r1	r0			T	5	$SPL \leftarrow r$
		r, SPH	1	1	1	1	1	1	1	0	0	1	r1	r0			T	5	r←SPH
		r, SPL	1	1	1	1	1	1	1	1	0	1	r1	r0				5	r←SPL
Arithmetic	ADD	r, i	1	1	0	0	0	0	r1	r0	i3	i2	i1	i0	*	1:	$\hat{\Gamma}$	7	r←r+i3~i0
instructions		r, q	1	0	1	0	1	0	0	0	r1	r0	q1	q0	*	1	$\hat{\Gamma}$	7	$r \leftarrow r + q$
	ADC	r, i	1	1	0	0	0	1	r1	r0	i3	i2	i1	i0	*	1	$\hat{\Gamma}$	7	r←r+i3~i0+C
		r, q	1	0	1	0	1	0	0	1	r1	r0	q1	q0	*	1	$\hat{\mathbf{I}}$	7	r←r+q+C
	SUB	r, q	1	0	1	0	1	0	1	0	r1	r0	q1	q0	*	1	$\hat{\mathbb{I}}$	7	r←r-q
	SBC	r, i	1	1	0	1	0	1	r1	r0	i3	i2	i1	i0	*	1	$\hat{\mathbf{I}}$	7	r←r-i3~i0-C
		r, q	1	0	1	0	1	0	1	1	r1	r0	q1	q0	*	1	$\hat{\mathbf{l}}$	7	r←r-q-C
	AND	r, i	1	1	0	0	1	0	r1	r0	i3	i2	i1	i0		1		7	r←r∧i3~i0
		r, q	1	0	1	0	1	1	0	0	r1	r0	q1	q0		1		7	$r \leftarrow r \land q$
	OR	r, i	1	1	0	0	1	1	r1	r0	i3	i2	i1	i0		1		7	r←r∨i3~i0
		r, q	1	0	1	0	1	1	0	1	r1	r0	q1	q0		1		7	$r \leftarrow r \lor q$
	XOR	r, i	1	1	0	1	0	0	r1	r0	i3	i2	i1	i0		1		7	r←r∀i3~i0
		r, q	1	0	1	0	1	1	1	0	r1	r0	q1	q0		1		7	$r \leftarrow r \forall q$
	CP	r, i	1	1	0	1	1	1	r1	r0	i3	i2	i1	i0		1	1	7	r-i3~i0
		r, q	1	1	1	1	0	0	0	0	r1	r0	q1	q0		1		7	r-q
	FAN	r, i	1	1	0	1	1	0	r1	r0	i3	i2	i1	i0		1		7	r∧i3~i0
		r, q	1	1	1	1	0	0	0	1	r1	r0	q1	q0		1		7	r∧q
	RLC	r	1	0	1	0	1	1	1	1	r1	r0	r1	r0		1:		7	$d3 \leftarrow d2, d2 \leftarrow d1, d1 \leftarrow d0, d0 \leftarrow C, C \leftarrow d3$
	RRC	r	1	1	1	0	1	0	0	0	1	1	r1	r0		1	$\mathbb{1}$	5	$d3 \leftarrow C$, $d2 \leftarrow d3$, $d1 \leftarrow d2$, $d0 \leftarrow d1$, $C \leftarrow d0$
	INC	Mn	1	1	1	1	0	1	1	0	n3	n2	n1	n0		1	$\hat{\mathbf{I}}$	7	$M(n3\sim n0) \leftarrow M(n3\sim n0)+1$
	DEC	Mn	1	1	1	1	0	1	1	1	n3	n2	n1	n0		1	$\hat{\mathbb{I}}$	7	$M(n3\sim n0) \leftarrow M(n3\sim n0)-1$
	ACPX	MX, r	1	1	1	1	0	0	1	0	1	0	r1	r0	*	1	$\hat{\mathbb{I}}$	7	$M(X) \leftarrow M(X) + r + C, X \leftarrow X + 1$
	ACPY	MY, r	1	1	1	1	0	0	1	0	1	1	r1	r0	*	1:	1	7	$M(Y) \leftarrow M(Y) + r + C, Y \leftarrow Y + 1$
	SCPX	MX, r	1	1	1	1	0	0	1	1	1	0	r1	r0	*	1:	1	7	$M(X) \leftarrow M(X)$ -r-C, $X \leftarrow X+1$
	SCPY	MY, r	1	1	1	1	0	0	1	1	1	1	r1	r0	*	1	$\hat{\mathbf{I}}$	7	$M(Y) \leftarrow M(Y)$ -r-C, $Y \leftarrow Y+1$
	NOT	r	1	1	0	1	0	0	r1	r0	1	1	1	1		1		7	$r \leftarrow \overline{r}$

Abbreviations used in the explanations have the following meanings.

Symbols associated with registers and memory

A A register B B register

XXHL register (low order eight bits of index register IX)

Y YHL register (low order eight bits of index register IY)

XHXH register (high order four bits of XHL register)

XL XL register (low order four bits of XHL register)

YH YH register (high order four bits of YHL register)
YL YL register (low order four bits of YHL register)

XPXP register (high order four bits of index register IX)

YP YP register (high order four bits of index register IY)

SP Stack pointer SP

SPH...... High-order four bits of stack pointer SP

SPL Low-order four bits of stack pointer SP

MX, M(X) .. Data memory whose address is specified with index register IX

MY, M(Y)... Data memory whose address is specified with index register IY

Mn, M(n) .. Data memory address 000H-00FH (address specified with immediate data n of 00H-0FH)

M(SP) Data memory whose address is specified with stack pointer SP

r, q Two-bit register code

r, q is two-bit immediate data; according to the contents of these bits, they indicate registers A, B, and MX and MY (data memory whose addresses are specified with index registers IX and IY)

	r	(1	Registers specified
r1	r0	q1	q0	Registers specified
0	0	0	0	A
0	1	0	1	В
1	0	1	0	MX
1	1	1	1	MY

Symbols associated with NBP..... New bank pointer

program counter NPP New page pointer

PCB..... Program counter bank PCP..... Program counter page PCS..... Program counter step

PCSH .. Four high order bits of PCS PCSL ... Four low order bits of PCS

Symbols associated with F...... Flag register (I, D, Z, C)

flags C Carry flag

Z Zero flag

D..... Decimal flag

I Interrupt flag

 $\downarrow Flag \ reset$

↑..... Flag set

↓..... Flag set or reset

 $\begin{tabular}{lll} \textbf{Associated with} & p & Five-bit immediate data or label 00H-1FH \\ \end{tabular}$

immediate data s...... Eight-bit immediate data or label 00H-0FFH

l Eight-bit immediate data 00H-0FFH

 $i\;........\;Four\mbox{-bit immediate data}\;\;00\mbox{H-}0\mbox{FH}$

Associated with + Add

arithmetic and other - Subtract

operations A..... Logical AND

v.....Logical OR

∀ Exclusive-OR

★...... Add-subtract instruction for decimal operation when the D flag is set

APPENDIX C Cross-assembler Pseudo-instruction List

Item No.	Pseudo-instruction	Meaning		Example of Us	se
1	EQU	To allocate data to label	ABC	EQU	9
	(Equation)		BCD	EQU	ABC+1
2	ORG	To define location counter		ORG	100Н
	(Origin)			ORG	256
3	SET	To allocate data to label	ABC	SET	0001H
	(Set)	(data can be changed)	ABC	SET	0002н
4	DW	To define ROM data	ABC	DW	'AB'
	(Define Word)		BCD	DW	0FFBH
5	PAGE	To define boundary of page		PAGE	1H
	(Page)			PAGE	15
6	SECTION (Section)	To define boundary of section		SECTION	
7	END (End)	To terminate assembly		END	
8	MACRO (Macro)	To define macro			
9	LOCAL	To make local specification of label	CHECK LOCAL	MACRO LOOP	DATA
′	(Local)	during macro definition	LOOP	CP	MX,DATA
	, , ,	<i>y</i>		JР	NZ,LOOP
10	ENDM (End Macro)	To end macro definition		ENDM	
	, ,			CHECK	1

APPENDIX D Table of the ICE Commands

Item No.	Function	Command Format	Outline of Operation
1	Assemble	#A,a ↓	Assemble command mnemonic code and store at address "a"
2	Disassemble	#L,a1,a2 Д	Contents of addresses a1 to a2 are disassembled and displayed
3	Dump	#DP,a1,a2 🔟	Contents of program area a1 to a2 are displayed
	-	#DD,a1,a2 🔟	Content of data area a1 to a2 are displayed
4	Fill	#FP,a1,a2,d 🗐	Data d is set in addresses a1 to a2 (program area)
		#FD,a1,a2,d →	Data d is set in addresses a1 to a2 (data area)
5	Set	#G,a↓	Program is executed from the "a" address
	Run Mode	#TIM 🎝	Execution time and step counter selection
		#OTF』	On-the-fly display selection
6	Trace	#T,a,n ↓	Executes program while displaying results of step instruction
			from "a" address
		#U,a,n 🍱	Displays only the final step of #T,a,n
7	Break	#BA,a ┛	Sets Break at program address "a"
		#BAR,a ⋥	Breakpoint is canceled
		#BD↓	Break condition is set for data RAM
		#BDR ┛	Breakpoint is canceled
		#BR ↓	Break condition is set for Evaluation Board CPU internal registers
		#BRR ↓	Breakpoint is canceled
		#BM 🎝	Combined break conditions set for program data RAM address
			and registers
		#BMR ↓	Cancel combined break conditions for program data ROM
			address and registers
		#BRES 🎝	All break conditions canceled
		#BC 🎝	Break condition displayed
		#BE 🎝	Enter break enable mode
		#BSYN 🎝	Enter break disable mode
		#BT ┛	Set break stop/trace modes
		#BRKSEL,REM 🎝	Set BA condition clear/remain modes
8	Move	#MP,a1,a2,a3 ↓	Contents of program area addresses a1 to a2 are moved to
			addresses a3 and after
		#MD,a1,a2,a3 🎝	Contents of data area addresses a1 to a2 are moved to addresses
			a3 and after
9	Data Set	#SP,a ┛	Data from program area address "a" are written to memory
		#SD,a↓	Data from data area address "a" are written to memory
10	Change CPU	#DR ┛	Display Evaluation Board CPU internal registers
	Internal	#SR ┛	Set Evaluation Board CPU internal registers
	Registers	#I 🚚	Reset Evaluation Board CPU
		#DXY 🎝	Display X, Y, MX and MY
		#SXY 🎝	Set data for X and Y display and MX, MY

Item No.	Function	Command Format	Outline of Operation
11	History	#H,p1,p2 ↓	Display history data for pointer 1 and pointer 2
		#HB ₽	Display upstream history data
		#HG ₽	Display 21 line history data
		#HP↓	Display history pointer
		#HPS,a ┛	Set history pointer
		#HC,S/C/E J	Sets up the history information acquisition before (S),
			before/after (C) and after (E)
		#HA,a1,a2 ☑	Sets up the history information acquisition from program area
			a1 to a2
		#HAR,a1,a2 ⅃	Sets up the prohibition of the history information acquisition
			from program area a1 to a2
		#HAD ┛	Indicates history acquisition program area
		#HS,a ┛	Retrieves and indicates the history information which executed
			a program address "a"
		#HSW,a ┛	Retrieves and indicates the history information which wrote or
		#HSR,a ┛	read the data area address "a"
12	File	#RF,file 🎜	Move program file to memory
		#RFD,file ┛	Move data file to memory
		#VF,file 🎜	Compare program file and contents of memory
		#VFD,file ┛	Compare data file and contents of memory
		#WF,file ┛	Save contents of memory to program file
		#WFD,file ┛	Save contents of memory to data file
		#CL,file 🎝	Load ICE set condition from file
		#CS,file ┛	Save ICE set condition to file
13	Coverage	#CVD-	Indicates coverage information
		#CVR ┛	Clears coverage information
14	ROM Access	#RP ┛	Move contents of ROM to program memory
		#VP↓	Compare contents of ROM with contents of program memory
		#ROM 🎝	Set ROM type
15	Terminate	#Q _	Terminate ICE and return to operating system control
	ICE		
16	Command	#HELP 🖵	Display ICE instruction
	Display		
17	Self	#CHK ₽	Report results of ICE self diagnostic test
	Diagnosis		

means press the RETURN key.

EPSON

International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -

150 River Oaks Parkway San Jose, CA 95134, U.S.A.

Phone: +1-408-922-0200 Fax: +1-408-922-0238

- SALES OFFICES -

West

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A.

Phone: +1-310-955-5300 Fax: +1-310-955-5400

Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A.

Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A.

Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A.

Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -

Riesstrasse 15

80992 Munich, GERMANY

Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

SALES OFFICE

Altstadtstrasse 176

51379 Leverkusen, GERMANY

Phone: +49-(0)2171-5045-0 Fax: +49-(0)2171-5045-10

UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND

Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

BARCELONA BRANCH OFFICE

Barcelona Design Center

Edificio Prima Sant Cugat Avda. Alcalde Barrils num. 64-68 E-08190 Sant Cugat del Vallès, SPAIN

Phone: +34-93-544-2490 Fax: +34-93-544-2491

ASIA

EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA

Phone: 64106655 Fax: 64107319

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA

Phone: 21-6485-5552 Fax: 21-6485-0775

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road

Wanchai, Hong Kong

Phone: +852-2585-4600 Fax: +852-2827-4346

Telex: 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3

Taipei

Phone: 02-2717-7360 Fax: 02-2712-9164

Telex: 24444 EPSONTB

HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2

HsinChu 300

Phone: 03-573-9900 Fax: 03-573-9169

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192

Phone: +65-337-7911 Fax: +65-334-2716

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong

Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: 02-784-6027 Fax: 02-767-3677

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department

IC Marketing & Engineering Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of "Saving" Technology, Epson electronic devices.

Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.

S1C621A0 Technical Manual

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

■ EPSON Electronic Devices Website

http://www.epson.co.jp/device/