


16M-Bit (2Mx8 /1Mx16) CMOS MASK ROM

FEATURES

- Switchable organization
2,097,152 x 8(byte mode)
1,048,576 x 16(word mode)
- Fast access time
Random Access : 100ns(Max.)
Page Access : 30ns(Max.)
8 Words / 16 Bytes page access
- Supply voltage : single +5V
- Current consumption
Operating : 150mA(Max.)
Standby : 50μA(Max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package
 - K3P5C1000D-TC : 44-TSOP2-400

FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A0 - A2	Page Address Inputs
A3 - A19	Address Inputs
Q0 - Q14	Data Outputs
Q15 /A-1	Output 15(Word mode)/ LSB Address(Byte mode)
BHE	Word/Byte selection
CE	Chip Enable
OE	Output Enable
Vcc	Power
Vss	Ground
N.C	No Connection

GENERAL DESCRIPTION

The K3P5C1000D-TC is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 2,097,152 x 8 bit(byte mode) or as 1,048,576 x 16 bit(word mode) depending on BHE voltage level.(See mode selection table)

This device includes page read mode function, page read mode allows 8 words (or 16 bytes) of data to read fast in the same page, \overline{CE} and $A_3 \sim A_{19}$ should not be changed.


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible.

Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of microprocessor, and data memory, character generator.

The K3P5C1000D-TC is packaged in a 44-TSOP2.

PIN CONFIGURATION



K3P5C1000D-TC



ELECTRONICS

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	Remark
Voltage on Any Pin Relative to Vss	VIN	-0.3 to +7.0	V	-
Temperature Under Bias	TBIAS	-10 to +85	°C	-
Storage Temperature	TSTG	-55 to +150	°C	-

NOTE : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(Voltage reference to Vss, TA=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	Vss	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	Icc	Cycle=5MHz, all outputs open CE=OE=VIL, VIN=0.6V to 2.4V (AC Test Condition)	-	150	mA
Standby Current(TTL)	Isb1	CE=ViH, all outputs open		1	mA
Standby Current(CMOS)	Isb2	CE=Vcc, all outputs open		50	μA
Input Leakage Current	IlI	VIN=0 to Vcc	-	10	μA
Output Leakage Current	IoL	VOUT=0 to Vcc	-	10	μA
Input High Voltage, All Inputs	ViH		2.2	Vcc+0.3	V
Input Low Voltage, All Inputs	ViL		-0.3	0.8	V
Output High Voltage Level	VoH	IoH=-400μA	2.4	-	V
Output Low Voltage Level	Vol	IoL=2.1mA	-	0.4	V

NOTE : Minimum DC Voltage(ViL) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.

Maximum DC voltage on input pins(ViH) is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

MODE SELECTION

CE	OE	BHE	Q15/A-1	Mode	Data	Power
H	X	X	X	Standby	High-Z	Standby
L	H	X	X	Operating	High-Z	Active
L	L	H	Output	Operating	Q0~Q15 : Dout	Active
		L	Input	Operating	Q0~Q7 : Dout Q8~Q14 : Hi-Z	Active

CAPACITANCE(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	Cout	VOUT=0V	-	12	pF
Input Capacitance	Cin	VIN=0V	-	12	pF

NOTE : Capacitance is periodically sampled and not 100% tested.



ELECTRONICS

AC CHARACTERISTICS($T_A=0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC}=5.0\text{V}\pm10\%$, unless otherwise noted.)**TEST CONDITIONS**

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $C_L=100\text{pF}$

READ CYCLE

Item	Symbol	K3P5C1000D-TC10		K3P5C1000D-TC12		K3P5C1000D-TC15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		120		150		ns
Chip Enable Access Time	t _{ACE}		100		120		150	ns
Address Access Time	t _{AA}		100		120		150	ns
Page Address Access Time	t _{PA}		30		50		70	ns
Output Enable Access Time	t _{OE}		30		50		70	ns
Output or Chip Disable to Output High-Z	t _{DF}		20		20		30	ns
Output Hold from Address Change	t _{OH}	0		0		0		ns


NOTE : Page Address is determined as below.

Word mode (BHE=V_{IH}) : A₀, A₁, A₂Byte mode (BHE=V_{IL}) : A₋₁, A₀, A₁, A₂


ELECTRONICS

TIMING DIAGRAM

READ



PAGE READ



NOTES :

*1. Byte Mode only. A-1 is Least Significant Bit Address.(BHE = V_{IL})

*2. Word Mode only.(BHE = V_{IH})

*3. t_{DF} is defined as the time at which the outputs achieve the open circuit condition and is not referenced to V_{OH} or V_{OL} level.



ELECTRONICS