

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4015B

MSI

Dual 4-bit static shift register

Product specification
File under Integrated Circuits, IC04

January 1995



Dual 4-bit static shift register

HEF4015B
MSI

DESCRIPTION

The HEF4015B is a dual edge-triggered 4-bit static shift register (serial-to-parallel converter). Each shift register has a serial data input (D), a clock input (CP), four fully buffered parallel outputs (O₀ to O₃) and an overriding asynchronous master reset input (MR). Information

present on D is shifted to the first register position, and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of CP. A HIGH on MR clears the register and forces O₀ to O₃ to LOW, independent of CP and D. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.



PINNING

- | | |
|-----------------------------------------------------------------------|------------------------------------------|
| D _A , D _B | serial data input |
| MR _A , MR _B | master reset input (active HIGH) |
| CP _A , CP _B | clock input (LOW-to-HIGH edge-triggered) |
| O _{0A} , O _{1A} , O _{2A} , O _{3A} | parallel outputs |
| O _{0B} , O _{1B} , O _{2B} , O _{3B} | parallel outputs |

APPLICATION INFORMATION

Some examples of applications for the HEF4015B are:

- Serial-to-parallel converter
- Buffer stores
- General purpose register


FAMILY DATA, I_{DD} LIMITS category MSI

See Family Specifications

Dual 4-bit static shift register

HEF4015B
MSI

LOGIC DIAGRAM (one register)



FUNCTION TABLE

n	INPUTS			OUTPUTS			
	CP	D	MR	O ₀	O ₁	O ₂	O ₃
1		D ₁	L	D ₁	X	X	X
2		D ₂	L	D ₂	D ₁	X	X
3		D ₃	L	D ₃	D ₂	D ₁	X
4		D ₄	L	D ₄	D ₃	D ₂	D ₁
		X	L	no change			
	X	X	H	L	L	L	L

Note

1. H = HIGH state (the more positive voltage)
2. L = LOW state (the less positive voltage)
3. X = state is immaterial
4. = positive-going transition
5. = negative-going transition
6. D_n = either HIGH or LOW
7. n = number of clock pulse transitions

Dual 4-bit static shift register

HEF4015B
MSI

AC CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays CP → O _n HIGH to LOW	5 10 15	t _{PHL}		130 55 40	260 110 80	ns ns ns 103 ns + (0,55 ns/pF) C _L 44 ns + (0,23 ns/pF) C _L 32 ns + (0,16 ns/pF) C _L
LOW to HIGH	5 10 15	t _{PLH}		120 55 40	240 110 80	ns ns ns 93 ns + (0,55 ns/pF) C _L 44 ns + (0,23 ns/pF) C _L 32 ns + (0,16 ns/pF) C _L
MR → O _n HIGH to LOW	5 10 15	t _{PHL}		105 45 35	210 90 70	ns ns ns 78 ns + (0,55 ns/pF) C _L 34 ns + (0,23 ns/pF) C _L 27 ns + (0,16 ns/pF) C _L
Output transition times HIGH to LOW	5 10 15	t _{THL}		60 30 20	120 60 40	ns ns ns 10 ns + (1,0 ns/pF) C _L 9 ns + (0,42 ns/pF) C _L 6 ns + (0,28 ns/pF) C _L
LOW to HIGH	5 10 15	t _{TLH}		60 30 20	120 60 40	ns ns ns 10 ns + (1,0 ns/pF) C _L 9 ns + (0,42 ns/pF) C _L 6 ns + (0,28 ns/pF) C _L
Set-up time D → CP	5 10 15	t _{su}	25 25 20	−15 −10 −5	ns ns ns	see waveforms Figs 4 and 5
Hold time D → CP	5 10 15	t _{hold}	40 20 15	20 10 8	ns ns ns	
Minimum clock pulse width; LOW	5 10 15	t _{WCPL}	60 30 20	30 15 10	ns ns ns	
Minimum MR pulse width; HIGH	5 10 15	t _{WMRH}	80 30 24	40 15 12	ns ns ns	
Recovery time for MR	5 10 15	t _{RMR}	50 30 20	20 10 5	ns ns ns	
Maximum clock pulse frequency	5 10 15	f _{max}	7 15 22	15 30 44	MHz MHz MHz	

Dual 4-bit static shift register

HEF4015B
MSI

	V_{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	$1\,500 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$6\,300 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$17\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	

